Sr. RTL Design Engineer - DDR/LPDDR Memory Controller
Austin, TX · On-site
$156K/yr
Experience with digital logic design * Experience with Verilog and/or SystemVerilog * Experience with scripting languages such as Python, Perl, or Tcl * Understanding of computer architecture
