ZipRecruiter

Log In

1

Design For Test Dft Engineer Jobs in California (NOW HIRING)

Select Minds LLC

DFT Engineer

Santa Clara, CA · On-site

$65 - $130/hr

Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite) Employment Type: Long-Term Contract Interview Process: Virtual Interviews Compensation: Based on ...

Select Minds LLC

DFT Engineer

Santa Clara, CA · On-site

$65 - $130/hr

Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite) Employment Type: Long-Term Contract Interview Process: Virtual Interviews Compensation: Based on ...

Etched

DFT (Design For Test) Engineer

San Jose, CA · On-site

$150K - $275K/yr

Develop and implement robust Design for Test (DFT) architectures for ASIC and SoC designs to ... Partner with test engineering teams to develop and optimize Automated Test Equipment (ATE) programs ...

Plugins Inc

DFT Engineer

Santa Clara, CA · On-site

The ideal candidate will have strong expertise in Design for Test (DFT) architecture, scan, MBIST, LBIST, JTAG, ATPG, and silicon debug. This is an excellent opportunity for a hands-on DFT Engineer ...

Etched

DFT (Design For Test) Engineer

San Jose, CA · On-site

$150K - $275K/yr

Develop and implement robust Design for Test (DFT) architectures for ASIC and SoC designs to ... Partner with test engineering teams to develop and optimize Automated Test Equipment (ATE) programs ...

next page

Showing results 1-20

All JobsDesign For Test Dft Engineer JobsDesign For Test Dft Engineer Jobs in California

Design For Test Dft Engineer information

What is the difference between Design For Test Dft Engineer vs Test Development Engineer?

AspectDesign For Test (Dft) EngineerTest Development Engineer
Primary FocusDesigning testability features into chips and circuitsDeveloping and executing test plans and procedures for products
Skills & CertificationsASIC/FPGA design, EDA tools, verification, scriptingTest equipment, automation, scripting, hardware troubleshooting
Work EnvironmentSemiconductor companies, IC design teamsElectronics manufacturing, product testing labs

While both roles involve testing, a Design For Test Engineer focuses on embedding test features during chip design, ensuring manufacturability. A Test Development Engineer concentrates on creating and executing tests for finished products. Both roles require strong technical skills but differ in their stage of involvement in the product lifecycle.

What cities in California are hiring for Design For Test Dft Engineer jobs?

Cities in California with the most Design For Test Dft Engineer job openings:

Design For Test Dft Engineer jobs near you
Infographic showing various Design For Test Dft Engineer job openings in California as of August 2026, with employment types broken down into 91% Full Time, 6% Part Time, and 3% Contract. Highlights an 82% Physical, 5% Hybrid, and 13% Remote job distribution.

ASIC Design-for-Test (DFT) Engineer

San Jose, CA • On-site

Vkore Solutions
See more jobs at Vkore Solutionsexternal

Contractor

Re-posted 12 days ago

Job description

Job Title – ASIC Design-for-Test (DFT) Engineer

Location: San Jose, CA (Onsite)

Job Type: Contract

 

Job Description

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

 

Key Responsibilities

  • Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
  • Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
  • Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
  • Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
  • Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
  • Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
  • Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
  • Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
  • Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
  • Act as a technical escalation point for advanced DFT and post-silicon debug issues.
  • Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
  • Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

 

Required Skills & Qualifications

  • Strong hands-on experience in ASIC DFT with end-to-end ownership.
  • 10+ years of hands-on experience in ASIC Design-for-Test (DFT)
  • Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
  • Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
  • Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Experience with MBIST implementation and verification; SMS experience preferred.
  • Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
  • Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
  • Proven post-silicon debug and silicon bring-up experience.
  • Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
  • Strong communication skills and the ability to work independently with minimal ramp-up.

 

Preferred Experience

  • MBIST post-silicon validation.
  • ATPG simulations and fault coverage debug.
  • DFT RTL, DFD, DFT verification, and IP-level DFT integration.
  • DFT SDC creation and DFT timing closure support.
  • Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
  • TCL/PERL scripting for DFT automation, reporting, and debug.
  • Experience working across multiple ASIC technology nodes and complex product development cycles.
  • Familiarity with yield learning, diagnosis, and manufacturing test optimization.