1

Deep Learning Accelerator Jobs (NOW HIRING)

Familiarity with deep learning accelerator architectures such as the GPU and hands-on experience with CUDA programming, kernel optimization, and workload profiling Experience profiling and optimizing ...

Senior Software Engineer, CUDA Deep Learning Systems

OR · On-site +1

$122K - $161K/yr

Familiarity with deep learning accelerator architectures such as the GPU and hands-on experience with CUDA programming, kernel optimization, and workload profiling Experience profiling and optimizing ...

Study state-of-the-art computer vision and deep learning models and define efficient mappings onto mobile AI accelerators and heterogeneous compute platforms. * Drive architecture development for ...

Study state-of-the-art computer vision and deep learning models and define efficient mappings onto mobile AI accelerators and heterogeneous compute platforms. * Drive architecture development for ...

next page

Showing results 1-20

Deep Learning Accelerator information

See salary details

$11K

$83.9K

$140K

How much do deep learning accelerator jobs pay per year?

As of Sep 10, 2026, the average yearly pay for deep learning accelerator in the United States is $83,885.00, according to ZipRecruiter salary data. Most workers in this role earn between $72,000.00 and $139,000.00 per year, depending on experience, location, and employer.

What is a deep learning accelerator?

Deep Learning Accelerators are specialized hardware or systems designed to speed up the processing and training of deep learning algorithms, such as neural networks. They are optimized for the heavy computational demands of tasks like image recognition, natural language processing, and other AI applications. Examples include Graphics Processing Units (GPUs), Tensor Processing Units (TPUs), and custom-designed chips like Application-Specific Integrated Circuits (ASICs) and Field-Programmable Gate Arrays (FPGAs). These accelerators enable faster data processing, lower power consumption, and improved efficiency compared to general-purpose CPUs. As AI applications grow, the use of deep learning accelerators is becoming increasingly important in both research and industry.

What skills and qualifications are needed to thrive as a deep learning accelerator engineer?

To thrive as a Deep Learning Accelerator Engineer, you need a strong background in computer engineering, digital design, and machine learning, typically supported by a degree in computer science or electrical engineering. Experience with hardware description languages (such as Verilog or VHDL), FPGA/ASIC toolchains, and familiarity with deep learning frameworks like TensorFlow or PyTorch is essential. Problem-solving, teamwork, and effective communication are crucial soft skills for collaborating with cross-functional teams and translating algorithmic requirements into efficient hardware solutions. These skills are vital to designing high-performance, energy-efficient hardware accelerators that advance AI capabilities and meet industry demands.

What are the main challenges faced when optimizing deep learning models for hardware accelerators?

One of the primary challenges in this role is bridging the gap between deep learning model requirements and the constraints of specialized hardware, such as GPUs, TPUs, or custom ASICs. This often involves model quantization, memory optimization, and adapting algorithms to exploit hardware parallelism while maintaining accuracy and efficiency. Collaboration with both hardware engineers and software developers is essential to ensure models run efficiently on target platforms, and staying current with evolving accelerator architectures is key to long-term success.

What is the difference between Deep Learning Accelerator vs Machine Learning Engineer?

AspectDeep Learning AcceleratorMachine Learning Engineer
Required CredentialsKnowledge of hardware design, FPGA/ASIC programming, deep learning frameworksDegree in Computer Science, Data Science, or related fields; experience with ML frameworks
Work EnvironmentHardware development labs, embedded systems, AI hardware companiesSoftware development environments, tech companies, research labs
Industry UsageAI hardware manufacturing, embedded AI solutionsAI/ML software development, data analysis, model deployment
Search & Comparison IntentFocus on hardware acceleration, AI hardware designFocus on software development, model building

Deep Learning Accelerators specialize in hardware design and optimization for AI workloads, working closely with hardware and embedded systems. Machine Learning Engineers develop and deploy ML models primarily through software, focusing on algorithms and data. While both roles involve AI, their core skills, work environments, and industry applications differ significantly.

What cities are hiring for Deep Learning Accelerator jobs?

Cities with the most Deep Learning Accelerator job openings:

What states have the most Deep Learning Accelerator jobs?

States with the most job openings for Deep Learning Accelerator jobs include:

What are popular job titles related to Deep Learning Accelerator jobs?

For Deep Learning Accelerator jobs, the most frequently searched job titles are:

Infographic showing various Deep Learning Accelerator job openings in the United States as of June 2026, with employment types broken down into 4% Internship, 8% As Needed, 80% Full Time, 4% Part Time, and 4% Summer. Highlights an 87% Physical, 2% Hybrid, and 11% Remote job distribution, with an average salary of $83,885 per year, or $40.3 per hour.

Software Engineer, CUDA Deep Learning Systems

Austin, TX • On-site

Nvidia
Computer and Electronic Product Manufacturing • 10K+ employees

Full-time

Re-posted 4 days ago


Nvidia rating

9.6

Company rating: 9.6 out of 10

Based on 18 frontline employees who took The Breakroom Quiz


Job description

We are looking for an experienced and highly motivated software professional to work on pioneering initiatives and projects at the intersection of CUDA and Deep Learning Systems. As the complexity and scale of artificial intelligence continue to grow, the intersection of advanced deep learning architectures, massive-scale distributed computing, and low-level hardware optimization has never been more critical. Our team is dedicated to exploring and prototyping next-generation ideas that bridge the gap between deep learning algorithms and CUDA, pushing the boundaries of what is possible on modern accelerator architectures.

Join our dynamic, research-oriented team to help unlock maximum hardware performance for emerging AI workloads. You will be a crucial member of a highly technical group exploring uncharted territories in model optimization, custom kernel development, and cluster-scale AI systems design. If you are passionate about the fundamentals of deep learning and thrive on squeezing every ounce of performance out of advanced computing systems from a single GPU to supercomputer clusters, we want you on our team.

What you will be doing: Explore, research, and prototype novel systems optimizations for advanced deep learning models at the intersection of high-level DL frameworks and low-level CUDA through modeling, simulation, and silicon prototyping. Architect and optimize distributed computing systems that scale seamlessly from a single node to massive, cluster-scale supercomputing environments. Design, implement, and optimize custom high-performance CUDA kernels tailored to emerging neural network architectures and workloads.

Analyze complex hardware-software interactions to identify and resolve performance bottlenecks in both training and inference pipelines. Collaborate closely with AI researchers, HW and SW architects, kernel and compiler authors and CUDA driver experts to co-design systems and algorithms that improve accelerator compute utilization, memory bandwidth, cross-node network communication efficiency and programmability. Develop exploratory tools and runtime systems to profile and accelerate new paradigms in deep learning.

Write clean, effective, and maintainable code, ensuring exploratory prototypes can smoothly transition into open-source releases, upstream framework integrations, internal tools, or closed-source commercial products. What we need to see: BS, MS, or PhD degree in Computer Science, Computer Engineering, Electrical Engineering, or related field (or equivalent experience). 2+ years of relevant industry experience or equivalent academic experience after degree achievement.

Strong proficiency in C++ and Python programming. Solid background in the fundamentals of Deep Learning with a focus on transformers. Strong understanding of distributed computing principles, multi-node scaling, and the unique performance challenges of cluster-scale execution.

Proven experience in systems programming, computer architecture, and low-level systems performance optimization. Familiarity with deep learning accelerator architectures such as the GPU and hands-on experience with CUDA programming, kernel optimization, and workload profiling Experience profiling and optimizing generative AI models, including but not limited to, pioneering large language models. Research background in machine learning systems or adjacent fields and experience profiling and optimizing innovative vision models, generative AI architectures, or diffusion models.

A track-record of initiative and willingness to deep-dive on problems across the stack. Ways to stand out from the crowd: Deep expertise in performance internals and execution graphs of major deep learning training and inference frameworks (e.g., PyTorch, JAX, TensorRT, vLLM, sgLang, Nemo, Megatron). Hands-on experience with communication libraries (e.g., NCCL, MPI, UCX) and distributed machine learning techniques (e.g., pipeline, tensor, expert parallelism)

Knowledge of numerical methods and low-precision arithmetic (e.g., NVFP4, MXFP4, FP8, INT8) and their impact on deep learning accuracy and performance. Background in deep learning compilers and ML systems, including graph-level and codegen tools (e.g., Triton, XLA, torch.compile) and highly parallel/RL-style simulation environments. Experience designing and implementing agentic AI systems applied to complex systems and infrastructure problems

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 124,000 USD - 195,500 USD. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 4, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.


What Nvidia employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Nvidia logo

About Nvidia

Sourced by ZipRecruiter

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US