1

Cmos Rf Integrated Circuit Design Engineer Jobs

The team develops custom digital & mixed-signal Readout Integrated Circuits (ROICs) for advanced ... Experience in deep-submicron CMOS layout across technologies including 12-65 nm design nodes in ...

New

The team develops custom digital & mixed-signal Readout Integrated Circuits (ROICs) for advanced ... Experience in deep-submicron CMOS layout across technologies including 12-65 nm design nodes in ...

New

Develop Analog/Mixed-Signal/RF/microwave circuits in SiGe or CMOS processes * Work with system ... RF integrated circuit experience PREFERRED SKILLS AND EXPERIENCE: * Master's degree or PhD in ...

... CMOS, RF SOI and/or BiCMOS technologies. * Proficiency with RFIC EDA tools such as Cadence and ... Detailed transistor-level knowledge of RF and microwave integrated circuit design techniques ...

Develop Analog/Mixed-Signal/RF/microwave circuits in SiGe or CMOS processes * Work with system ... RF integrated circuit experience PREFERRED SKILLS AND EXPERIENCE: * Master's degree or PhD in ...

... CMOS, RF SOI and/or BiCMOS technologies. * Proficiency with RFIC EDA tools such as Cadence and ... Detailed transistor-level knowledge of RF and microwave integrated circuit design techniques ...

Design and develop analog and RF integrated circuit blocks including bias networks, regulators ... Experience designing analog or RF circuits in CMOS, SOI, or similar semiconductor processes.

Design and develop analog and RF integrated circuit blocks including bias networks, regulators ... Experience designing analog or RF circuits in CMOS, SOI, or similar semiconductor processes.

Design and develop analog and RF integrated circuit blocks including bias networks, regulators ... Experience designing analog or RF circuits in CMOS, SOI, or similar semiconductor processes.

Sr. RFIC Engineer (Starshield)

Hawthorne, CA ยท On-site

$165K - $230K/yr

Develop analog/mixed-signal/RF/microwave circuits in SiGe, GaAs, GaN, or CMOS processes * Work with ... RF/analog/mixed-signal integrated circuit design * Experience using simulation tools such as ...

next page

Showing results 1-20

Cmos Rf Integrated Circuit Design Engineer information

See salary details

$59.5K

$110.8K

$149.5K

How much do cmos rf integrated circuit design engineer jobs pay per year?

As of Sep 10, 2026, the average yearly pay for cmos rf integrated circuit design engineer in the United States is $110,795.00, according to ZipRecruiter salary data. Most workers in this role earn between $83,500.00 and $132,500.00 per year, depending on experience, location, and employer.

What are popular job titles related to Cmos Rf Integrated Circuit Design Engineer jobs?

For Cmos Rf Integrated Circuit Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Cmos Rf Integrated Circuit Design Engineer job openings in the United States as of August 2026, with employment types broken down into 88% Full Time, 7% Part Time, and 5% Contract. Highlights an 84% Physical, 5% Hybrid, and 11% Remote job distribution, with an average salary of $110,795 per year, or $53.3 per hour.

Circuit Design Engineer

Lexington, MA โ€ข Remote

Part-time

Posted 2 days ago

New


Job description

Circuit Design Engineer

Clearance Level: Must have an Active Secret Clearance to be considered for this opportunity due to the nature of the work. Must be US Citizenย 

Location: This role is 100% remote - must be willing to travel up to 3 times a year.

At Aquila Technology, you will see our teamโ€™s passion every day, whether we are building a robust, policy-compliant IT system or stress-testing a system to identify gaps and security vulnerabilities. To own the advantage, we ensure our team owns results and gets the work done right the first time by deploying smart, purposeful solutions that work. Aquila is the right people with the right skills driving the right outcomes. We call this the Aquila Advantage.

About the Role:

Aquila Technology is seeking aย Circuit Design Engineer to support one of the nationโ€™s premier defense research organizations. The team develops custom digital & mixed-signal Readout Integrated Circuits (ROICs) for advanced imager applications. An analog/mixed-signal layout design engineer is needed for implementation of imager circuit building blocks.

Must Have

  • Clearance Level: Currently holds a Secret Clearance (OR a higher clearance)
  • 10 years - Cadence IC design flow with layout, DRC, LVS, and parasitic extraction using Calibre and Assura
  • 10 years - Experience in top level floor planning as well as block level design
  • 10 years - Experience with multiple design tape outs
  • 10 years - Deep-submicron CMOS Layout (12nm - 22nm, Global Foundries)
  • Presentation, verbal and written communication skills
  • Strong team communication
  • Strong Verbal and Written Communication

Responsibilities include but are not limited to:

  • Physical layout and verification of integrated circuit building blocks
  • Full-chip assembly and top-level verification.
  • Use best-practices for managing local process variation through layout techniques as well as high-speed digital and RF layout techniques to minimize unwanted parasitic interactions.
Must Have:
  • Experience in deep-submicron CMOS layout across technologies including 12-65 nm design nodes in multiple foundries such as Global Foundries, onsemi and Tower Jazz
  • Cadence integrated circuit design flow including layout, DRC, LVS and parasitic extraction through the use of Calibre and Assura.
  • Proven track record of multiple design tape outs
  • Extensive experience in top level floor planning as well as block level design
  • Strong interpersonal and organizational skills along with strong written/verbal skills are required to support a multi-person design team in an effective way.

Work Location: Work from Home: This position is REMOTE. The candidate is able to work remotely from any location. They may be asked to take up to 3+ trips per calendar year to Lexington if the program/project requires it.
Core Work Hours: This position is a part time role with up to 24hrs a week.
Clearance Level: An ACTIVE clearance is required for this role. Do not submit candidates who do not meet this requirement.
Interview Process: 1st round will be a Zoom with the hiring manager. 2nd round will be a Zoom with additional team members as needed.

We are an Equal Opportunity Employer