As ASIC Director - Chip Lead in our Product Development team, you will be responsible for providing technical leadership to one or more Adaptive & Embedded Computing Group (AECG) device programs. You ...
As ASIC Director - Chip Lead in our Product Development team, you will be responsible for providing technical leadership to one or more Adaptive & Embedded Computing Group (AECG) device programs. You ...
Principal Chip Lead
Milpitas, CA · On-site
$181 - $262/hr
Principal Chip LeadSkip to main contentBy clicking "Accept All", you agree to the storing of cookies on your device to enhance site navigation, analyze site usage, and assist in our marketing efforts.
Principal Chip Lead
Milpitas, CA · On-site
$181 - $262/hr
Principal Chip LeadSkip to main contentBy clicking "Accept All", you agree to the storing of cookies on your device to enhance site navigation, analyze site usage, and assist in our marketing efforts.
Chip Lead, Senior Director
San Jose, CA · On-site
Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and tapeout milestones are met * Lead development of large-scale chips (300-400mm) utilizing 2.5D/3D ...
Chip Lead, Senior Director
San Jose, CA · On-site
Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and tapeout milestones are met * Lead development of large-scale chips (300-400mm) utilizing 2.5D/3D ...
Manager, Chip Software
Santa Clara, CA · On-site
NVIDIA is seeking an experienced Chip Software Project management leader to help us define, build and execute a chip through the entire silicon life cycle for use in various products (Automotive ...
Manager, Chip Software
Santa Clara, CA · On-site
NVIDIA is seeking an experienced Chip Software Project management leader to help us define, build and execute a chip through the entire silicon life cycle for use in various products (Automotive ...
Chip Implementation Lead
Sunnyvale, CA · On-site
You will own the implementability of the entire chip, driving the convergence of Performance, Power, Area (PPA), thermal, and reliability specifications from architecture to tape-out. In this high ...
Chip Implementation Lead
Sunnyvale, CA · On-site
You will own the implementability of the entire chip, driving the convergence of Performance, Power, Area (PPA), thermal, and reliability specifications from architecture to tape-out. In this high ...
Chip Lead, Senior Director
San Jose, CA · On-site
Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and tapeout milestones are met * Lead development of large-scale chips (300-400mm²) utilizing 2.5D/3D ...
Chip Lead, Senior Director
San Jose, CA · On-site
Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and tapeout milestones are met * Lead development of large-scale chips (300-400mm²) utilizing 2.5D/3D ...
Manager, Chip Software
Santa Clara, CA · On-site
NVIDIA is seeking an experienced Chip Software Project management leader to help us define, build and execute a chip through the entire silicon life cycle for use in various products (Automotive ...
Manager, Chip Software
Santa Clara, CA · On-site
NVIDIA is seeking an experienced Chip Software Project management leader to help us define, build and execute a chip through the entire silicon life cycle for use in various products (Automotive ...
Chip Software Engineer
Sunnyvale, CA · On-site
$100 - $150/hr
Chip Software Engineer - Remote Bright Vision Technologies is a technology consulting and software development company delivering cloud, AI, data, and enterprise solutions across the United States.
Chip Software Engineer
Sunnyvale, CA · On-site
$100 - $150/hr
Chip Software Engineer - Remote Bright Vision Technologies is a technology consulting and software development company delivering cloud, AI, data, and enterprise solutions across the United States.
Chip Package Signal and Power Integrity Engineer
Sunnyvale, CA · On-site
$196K/yr
Understanding of Static Timing Analysis, on-chip DVD/EMIR, system voltage budgets, and voltage regulator modeling and design. * Ability to lead cross-functionally across chip design, physical design ...
Chip Package Signal and Power Integrity Engineer
Sunnyvale, CA · On-site
$196K/yr
Understanding of Static Timing Analysis, on-chip DVD/EMIR, system voltage budgets, and voltage regulator modeling and design. * Ability to lead cross-functionally across chip design, physical design ...
Senior Director, NA Token and Chip
San Francisco, CA · On-site
$229K - $400K/yr
The Senior Director, North America (NA) Token & Chip is responsible for the success of network tokens and EMV chip/contactless in North America. This leader will define a strategy for token and chip ...
Senior Director, NA Token and Chip
San Francisco, CA · On-site
$229K - $400K/yr
The Senior Director, North America (NA) Token & Chip is responsible for the success of network tokens and EMV chip/contactless in North America. This leader will define a strategy for token and chip ...
As a Staff Chip Design Engineer on our team, you'll tackle real-world scientific and coding challenges--defining the processes for dataset collection, curation, and enhancement. You'll fuse knowledge ...
As a Staff Chip Design Engineer on our team, you'll tackle real-world scientific and coding challenges--defining the processes for dataset collection, curation, and enhancement. You'll fuse knowledge ...
Chip Design and Verification Methodology Engineer
San Francisco, CA · On-site
$150 - $190/hr
Chip Design and Verification Methodology Engineer San Francisco Bay Area, CA · Hybrid · Full-time We are looking for a Chip Design and Verification Methodology Engineer who develops innovative ...
Chip Design and Verification Methodology Engineer
San Francisco, CA · On-site
$150 - $190/hr
Chip Design and Verification Methodology Engineer San Francisco Bay Area, CA · Hybrid · Full-time We are looking for a Chip Design and Verification Methodology Engineer who develops innovative ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$180 - $280/hr
# Physical Design Engineer - Full Chip ImplementationEtched • • • 4h agoSave this role or tell us whether you want more jobs like it.**About Etched**Etched is building hardware for frontier ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$180 - $280/hr
# Physical Design Engineer - Full Chip ImplementationEtched • • • 4h agoSave this role or tell us whether you want more jobs like it.**About Etched**Etched is building hardware for frontier ...
Senior/Staff Process Engineer (Flip Chip)
San Jose, CA · On-site
$140 - $190/hr
# Senior/Staff Process Engineer (Flip Chip)Lumilens • San Jose, CA • • 2h agoSave this role or tell us whether you want more jobs like it.**Core Responsibilities**1. Owns the process development ...
Senior/Staff Process Engineer (Flip Chip)
San Jose, CA · On-site
$140 - $190/hr
# Senior/Staff Process Engineer (Flip Chip)Lumilens • San Jose, CA • • 2h agoSave this role or tell us whether you want more jobs like it.**Core Responsibilities**1. Owns the process development ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$190 - $270/hr
As a top-level PD engineer, you will own full-chip implementation--encompassing floorplanning, P&R, clocking, timing analysis, physical verification, and sign-offs from synthesis through to GDSII ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$190 - $270/hr
As a top-level PD engineer, you will own full-chip implementation--encompassing floorplanning, P&R, clocking, timing analysis, physical verification, and sign-offs from synthesis through to GDSII ...
Principal Chip Lead
Milpitas, CA · On-site
$180K - $261K/yr
Principal Power IC Chip Lead Expand your design expertise in high-performance power management solutions on cutting edge FinFet processes and break free from repetitive designs and older processes ...
Principal Chip Lead
Milpitas, CA · On-site
$180K - $261K/yr
Principal Power IC Chip Lead Expand your design expertise in high-performance power management solutions on cutting edge FinFet processes and break free from repetitive designs and older processes ...
Principal Chip Lead
Milpitas, CA · Hybrid
$180K - $261K/yr
Principal Power IC Chip Lead Expand your design expertise in high-performance power management solutions on cutting edge FinFet processes and break free from repetitive designs and older processes ...
Principal Chip Lead
Milpitas, CA · Hybrid
$180K - $261K/yr
Principal Power IC Chip Lead Expand your design expertise in high-performance power management solutions on cutting edge FinFet processes and break free from repetitive designs and older processes ...
Static Timing Analysis Engineer, Full-Chip STA
Mountain View, CA · On-site
$163 - $236/hr
Experience with STA signoff constraint authoring for full-chip level, tapeout signoff requirements, checklists, and associated automation. * Experience delivering silicon. PREFERRED QUALIFICATIONS:
Static Timing Analysis Engineer, Full-Chip STA
Mountain View, CA · On-site
$163 - $236/hr
Experience with STA signoff constraint authoring for full-chip level, tapeout signoff requirements, checklists, and associated automation. * Experience delivering silicon. PREFERRED QUALIFICATIONS:
Construction Laborer / Slurry Seal & Chip Seal Crew
Stockton, CA · On-site
$22 - $30/hr
Crew members will support slurry seal and chip seal operations, working alongside experienced operators and supervisors to safely and efficiently complete roadway preservation work. Essential Duties ...
Construction Laborer / Slurry Seal & Chip Seal Crew
Stockton, CA · On-site
$22 - $30/hr
Crew members will support slurry seal and chip seal operations, working alongside experienced operators and supervisors to safely and efficiently complete roadway preservation work. Essential Duties ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$180 - $240/hr
As a top-level PD engineer, you will own full-chip implementation--encompassing floorplanning, P&R, clocking, timing analysis, physical verification, and sign-offs from synthesis through to GDSII ...
Physical Design Engineer - Full Chip Implementation
San Jose, CA · On-site
$180 - $240/hr
As a top-level PD engineer, you will own full-chip implementation--encompassing floorplanning, P&R, clocking, timing analysis, physical verification, and sign-offs from synthesis through to GDSII ...
Chip information
What does a chip engineer do?
What are some of the typical challenges faced by chip design engineers during the development cycle?
What are the key skills and qualifications needed to thrive as a chip design engineer, and why are they important?
What is the difference between Chip vs PCB Designer?
| Aspect | Chip | PCB Designer |
|---|---|---|
| Required Credentials | Electrical Engineering degree, VLSI/ASIC design certifications | Electrical Engineering or related degree, PCB design certifications (e.g., IPC) |
| Work Environment | Semiconductor fabrication labs, R&D centers | Electronics manufacturing, engineering offices |
| Industry Usage | Semiconductor industry, integrated circuit manufacturing | Consumer electronics, industrial equipment |
| Common Search/Comparison | Chip design, VLSI, ASIC | PCB layout, circuit board design |
In summary, a Chip focuses on designing integrated circuits at the silicon level, requiring specialized knowledge in VLSI and semiconductor fabrication. A PCB Designer, on the other hand, creates the physical layout of circuit boards used in electronic devices. Both roles are essential in electronics but differ significantly in scope, environment, and technical expertise.
How to become a chip worker?
What are the most commonly searched types of Chip jobs in California?
The most popular types of Chip jobs in California are:
What are popular job titles related to Chip jobs in California?
For Chip jobs in California, the most frequently searched job titles are:
What job categories do people searching Chip jobs in California look for?
The top searched job categories for Chip jobs in California are:
What cities in California are hiring for Chip jobs?
Cities in California with the most Chip job openings:

Full-time
Re-posted 24 days ago
Advanced Micro Devices rating
8.6
Based on 13 frontline employees who took The Breakroom Quiz
27th of 159 rated electronics manufacturers
Job description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
As ASIC Director – Chip Lead in our Product Development team, you will be responsible for providing technical leadership to one or more Adaptive & Embedded Computing Group (AECG) device programs. You will have sign-off responsibility for the technical execution of device programs from conception & planning to release to manufacturing. Your leadership responsibilities will focus on problem solving in all aspects of the device development cycle including architecture, RTL, analog & custom design, design for test & manufacturing, verification, physical design & timing closure, physical verification, tapeout and post-silicon validation & qualification. When a problem does not clearly fall under the banner of one technical team or another it becomes the responsibility of the Chip Lead to bring expertise, experience and diplomacy together to coordinate a solution.
THE PERSON:
This position requires a wide breadth of understanding of and experience with ASIC design and development. It also requires strong interpersonal skills to resolve issues between highly skilled and experienced engineering colleagues. A successful candidate will work with senior silicon design engineers, architects, and micro-architects from a wide variety of technical teams. The candidate will be attuned to the overall goals and objectives of the program and employ excellent communication and problem-solving skills.
KEY RESPONSIBILITIES:
- Chip Definition and Feasibility – identify critical tradeoffs and architectural decisions
Advise on Feasibility including early estimates of Schedule, Cost, Size, Power, Floorplan,
and identify key implementation decisions
Serve as Engineering’s interface to Technical Marketing; ensuring the product meets customer needs and supports the required functions and usage modes
Define/identify new device specific functionality (with Marketing and Architecture)
When needed, negotiate for a new, new version or new variant of an IP (with the IP/COE Lead)
Be aware of devices and programs throughout the organization; foster engineering re-use
Help resolve issues and guide trade-offs that arise during any phase of the program but especially in Physical Design.
Execution
The Chip Lead works with one or more Program Managers: The Program Manager tracks that IP and chip development milestones and deliverables are achieved as scheduled. The Chip Lead engages and resolves the problem when some aspect of the program is not meeting its planned objectives.
When engineering or marketing initiates a change to the program, the Chip Lead communicates the change and its consequences to all stakeholders.
PREFERRED EXPERIENCE:
Experience required in ASIC Development Lifecycle. FPGA technical experience is a huge plus
Experience in a leadership role with a semiconductor company
Master’s or PhD in Electrical Engineering,Computer Engineering, or related technical field
Post-silicon validation experience is a strong asset
Strong understanding of semiconductor industry and products. Experience working with Product Planning and Marketing teams is preferred.
PREFERRED ACADEMIC CREDENTIALS:
- Bachelor’s or Master’s degree in related discipline preferred
LOCATION: San Jose, CA
#LI-G11
#LI-HYBRID
This role is not eligible for visa sponsorship.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Qualifications:Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Education:UNAVAILABLEEmployment Type: FULL_TIMEWhat Advanced Micro Devices employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Advanced Micro Devices (AMD)
Sourced by ZipRecruiter
Industry
Computer and electronic product manufacturing and manufacturing
Company size
5,001 - 10,000 Employees
Headquarters location
Sunnyvale, CA, US