ZipRecruiter

Log In

1

Assistant Digital Verification Engineer Jobs in Dallas, TX

Texas Instruments

Design Verification Engineer

Dallas, TX · On-site

$123K - $151K/yr

... digital design and systems engineering teams. Responsibilities include: * Develop detailed verification plans while working closely with the design and system team to ensure first-pass silicon ...

Purple Hires Inc

Design Verification Engineer

Plano, TX · On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... Solid understanding of SystemVerilog, digital logic, and hardware verification flows. Proficiency ...

IC Enable

RTL Design/AMS Verification Engineer

Richardson, TX · On-site +1

$122K - $149K/yr

Our expertise spans high-reliability mixed-signal and digital IC development, while our platform ... We are seeking an experienced RTL Design / AMS Verification Engineer to support digital and mixed ...

previous pagenext page

Showing results 21-40

All JobsDigital Verification Engineer JobsAssistant Digital Verification Engineer JobsAssistant Digital Verification Engineer Jobs in Dallas, TX

Assistant Digital Verification Engineer information

See Dallas, TX salary details

$32.6K

$87.8K

$133.1K

How much do assistant digital verification engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for assistant digital verification engineer in Dallas, TX is $87,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $69,700.00 and $103,400.00 per year, depending on experience, location, and employer.

What does an assistant digital verification engineer do?

An Assistant Digital Verification Engineer supports the design and testing of digital circuits and systems to ensure they function correctly according to specifications. They assist in creating verification plans, writing and running simulations, debugging issues, and documenting results. Their work is essential in identifying design flaws early in the development process, which helps to improve the quality and reliability of electronic products. Typically, they work closely with design engineers and senior verification engineers as part of a larger hardware development team.

What are the key skills and qualifications needed to thrive as an assistant digital verification engineer, and why are they important?

To thrive as an Assistant Digital Verification Engineer, you need a solid understanding of digital design fundamentals, computer architecture, and a relevant degree in electrical or computer engineering. Familiarity with verification languages like SystemVerilog or UVM, along with experience using simulation and debugging tools such as ModelSim or VCS, is typically required. Strong analytical thinking, problem-solving ability, and effective communication skills help you collaborate with design teams and troubleshoot complex issues. These skills and qualities are crucial for ensuring reliable hardware designs and seamless project execution in a fast-paced engineering environment.

What are some common challenges faced by an assistant digital verification engineer during the verification process?

One common challenge for Assistant Digital Verification Engineers is ensuring comprehensive test coverage while meeting tight project deadlines. Balancing the need to identify edge cases and potential design bugs with limited simulation time can be demanding. Collaborating effectively with design and verification teams to clarify specifications and debug complex issues is also essential. Adapting quickly to evolving verification methodologies and tools is key to success in this role.

What is the difference between Assistant Digital Verification Engineer vs Digital Verification Engineer?

AspectAssistant Digital Verification EngineerDigital Verification Engineer
Required CredentialsBachelor's degree in Electrical Engineering or related field; some certificationsBachelor's or Master's degree; professional certifications often preferred
Work EnvironmentEntry-level, team support, supervised tasksMore independent, complex verification tasks
Employer & Industry UsageSemiconductor, electronics companies, R&D teamsSame industries, higher responsibility roles

The Assistant Digital Verification Engineer typically supports verification activities under supervision, focusing on learning and assisting with testing processes. In contrast, the Digital Verification Engineer handles more complex verification tasks independently, ensuring the functionality of digital designs. Both roles are essential in the verification process, but they differ in experience level and responsibility.

What cities near Dallas, TX are hiring for Assistant Digital Verification Engineer jobs?

Cities near Dallas, TX with the most Assistant Digital Verification Engineer job openings:

Assistant Digital Verification Engineer jobs near you
Infographic showing various Assistant Digital Verification Engineer job openings in Dallas, TX as of August 2026, with employment types broken down into 1% As Needed, 75% Full Time, 21% Part Time, 1% Temporary, and 2% Contract. Highlights an 98% Physical, 1% Hybrid, and 1% Remote job distribution, with an average salary of $87,799 per year, or $42.2 per hour.

UVM SYSTEMVERILOG VERIFICATION ENGINEER

AIRSPAN CAREERS

Plano, TX • On-site

$100 - $140/hr

Other

Posted 17 days ago

Job description

Location: Warren, New Jersey, Plano, TX or REMOTE U.S.

Company: AirSpan Networks

About AirSpan

AirSpan Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute to the validation and testing of our cutting‑edge communication technologies.

Job Description

As a UVM Verification Engineer, you will be responsible for developing and executing test plans using Universal Verification Methodology (UVM) to validate the functionality, performance, and reliability of AirSpan’s ASIC and FPGA designs. You will work closely with design and development teams to ensure compliance with specifications and industry standards.

Key Responsibilities
  • Develop and implement UVM‑based verification plans and test strategies for FPGA designs.
  • Perform functional, system‑level, and regression testing for digital hardware components.
  • Create test benches, test cases, and automation frameworks in System Verilog.
  • Analyze test results, debug issues, and collaborate with design teams to resolve defects.
  • Ensure compliance with industry standards and customer requirements.
  • Provide documentation and reports on test procedures, results, and defect tracking.
  • Continuously optimize test processes and tools to improve efficiency and accuracy.
Qualifications & Experience
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related fields.
  • 10 years of experience in UVM‑based verification of FPGA systems.
  • Strong understanding of SystemVerilog and Universal Verification Methodology (UVM).
  • Proficiency in scripting languages such as Python or Perl for automation.
  • Experience with simulation tools such as ModelSim or QuestaSim.
  • Experience with C/C++.
  • Experience in implementing Bit Accurate Models and debugging DSP designs.
  • Familiarity with debugging tools, coverage metrics, and formal verification techniques.
  • Strong problem‑solving and analytical skills with attention to detail.
  • Knowledge of O‑RAN architecture and protocols for 4G and 5G networks.
  • Ability to work collaboratively in a fast‑paced, cross‑functional team environment.
Preferred Skills
  • Experience in verification of communication protocols.
  • Knowledge of FPGA development and hardware description languages such as VHDL/Verilog.
  • Understanding of hardware/software co‑verification techniques.
#J-18808-Ljbffr

Apply