Founding Engineer (Systems + ML)
$130K - $200K/yr
This range is provided by Partcl. Your actual pay will be based on your skills and experience -- talk with your recruiter to learn more. Base pay range $130,000.00/yr - $200,000.00/yr ...
2 jobs near Columbus, OH
$130K - $200K/yr
This range is provided by Partcl. Your actual pay will be based on your skills and experience -- talk with your recruiter to learn more. Base pay range $130,000.00/yr - $200,000.00/yr ...
$130K - $200K/yr
This range is provided by Partcl. Your actual pay will be based on your skills and experience -- talk with your recruiter to learn more. Base pay range $130,000.00/yr - $200,000.00/yr ...
A technology startup is seeking a Founding Engineer (Systems + ML) to develop GPU-accelerated engines and build end-to-end pipelines. The ideal candidate has proven experience in C++ and GPU code ...
A technology startup is seeking a Founding Engineer (Systems + ML) to develop GPU-accelerated engines and build end-to-end pipelines. The ideal candidate has proven experience in C++ and GPU code ...
$130K - $200K/yr
Full-time
Posted 26 days ago
Join us to apply for the Founding Engineer (Systems + ML) role at Partcl.
Get AI-powered advice on this job and more exclusive features.
This range is provided by Partcl. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range$130,000.00/yr - $200,000.00/yr
ResponsibilitiesYou’ll be the first technical hire building products used at the core of next-generation chip design: tools that compress weeks-long flows into minutes, enabling real-time, AI-driven design loops. Partner with founders who’ve taped out chips, built rockets, and scaled GPU systems. Expect meaningful equity, deep technical challenges, and significant impact shaping the future of chip design.
To apply: Submit your application on YC’s WaaS platform. Highlight your experience with systems, GPU work, or ML, and tell us why Partcl matters to you.
No fluff. If you're ready to build the future of chip design, let’s talk.
Seniority level