1

Trainee Wireless Design Engineer Jobs (NOW HIRING)

... engineering team. Description Develop MAC layer design for wireless communication SoCs, including creating microarchitecture and other documents based on system-level requirements, and writing area ...

... aspects of wireless silicon development, emphasizing highly energy-efficient design and new ... All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ...

... aspects of wireless silicon development, emphasizing highly energy-efficient design and new ... All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ...

... aspects of wireless silicon development, emphasizing highly energy-efficient design and new ... All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ...

Network engineering technical certification equivalent to Certified Wireless Design Professional (CWDP), or vendor equivalent for Wireless * CompTIA Security + Certification * 5 years network ...

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... You will develop signal processing intensive design for wireless communication SoCs with diverse ...

The Senior Wireless Engineer designs, installs, optimizes, and maintains mobile broadband, cellular ... Demonstrated experience in WLAN RF design, enterprise wireless planning, and advanced wireless ...

... engineering team. Description Develop MAC layer design for wireless communication SoCs, including creating microarchitecture and other documents based on system-level requirements, and writing area ...

... engineering team! Description Develop MAC layer design for wireless communication SoCs, including creating microarchitecture and other documents based on system-level requirements, and writing area ...

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... You will develop signal processing intensive design for wireless communication SoCs with diverse ...

... integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC ... You will develop signal processing intensive design for wireless communication SoCs with diverse ...

Network engineering technical certification equivalent to Certified Wireless Design Professional (CWDP), or vendor equivalent for Wireless * CompTIA Security + Certification * 5 years network ...

next page

Showing results 1-20

Trainee Wireless Design Engineer information

What cities are hiring for Trainee Wireless Design Engineer jobs? Cities with the most Trainee Wireless Design Engineer job openings:
What are the most commonly searched types of Wireless Design Engineer jobs? The most popular types of Wireless Design Engineer jobs are:
What states have the most Trainee Wireless Design Engineer jobs? States with the most job openings for Trainee Wireless Design Engineer jobs include:

RTL Design Engineer - Wireless SoC

Vkore Solutions

San Jose, CA • Remote

$55 - $60/hr

Contractor

Posted 25 days ago


Job description

Job Title: RTL Design Engineer – Wireless SoC

Location: Remote

Job Type: Contract

 

Job Description

We are seeking an experienced RTL Design Engineer to work on next-generation wireless SoC development. The ideal candidate will design and implement high-performance digital blocks and work closely with architecture, analog/mixed-signal, and verification teams to deliver production-quality silicon.

Key Responsibilities

  • Design, implement, and verify digital blocks for wireless SoCs using SystemVerilog/Verilog
  • Translate architectural and algorithmic specifications into synthesizable RTL
  • Implement DSP blocks such as filtering, FFT/IFFT, beamforming, etc.
  • Develop RTL for SoC components including interfaces, clock/reset, power management, and debug logic
  • Work with internal and external IP integration into chip-level designs
  • Collaborate with AMS teams on digital-analog interfaces, calibration logic, and control systems
  • Drive PPA (power, performance, area) optimization and support timing closure with backend teams
  • Participate in design reviews, integration, synthesis, and timing closure activities
  • Support silicon bring-up and lab validation of digital subsystems

Required Skills

  • 5+ years of hands-on RTL design experience (SystemVerilog / Verilog)
  • Strong understanding of micro-architecture and RTL implementation from specs
  • Experience in DSP hardware implementation (filtering, FFT, etc.)
  • Knowledge of SoC design flows: CDC, power domains, timing constraints, formal verification
  • Experience with synthesis, linting, simulation, and STA tools
  • Understanding of DFT concepts (scan, BIST)
  • Strong debugging and problem-solving skills
  • Good communication and ability to work in cross-functional teams

Preferred Skills

  • Experience in wireless SoC domains (Wi-Fi, cellular, mmWave, satellite, etc.)
  • RTL design of datapath, FIFO, DMA, arbitration, and SoC bus (AXI/AHB)
  • DSP modeling experience (MATLAB / Python / C++) and RTL conversion
  • Post-silicon debug and chip bring-up experience
  • Exposure to analog-mixed signal interfaces and calibration logic
  • Experience in distributed/global team environments