1

Telecommunications Tech Jobs in Arizona (NOW HIRING)

IT Systems Administrator

Globe, AZ · On-site

$67K - $84K/yr

Supplemental Information KNOWLEDGE REQUIRED Database management; server technology; customer and personal service; telecommunication technology and Information Technology. SKILLS REQUIRED Customer ...

IT Systems Administrator

Globe, AZ · On-site

$67K - $84K/yr

Supplemental Information KNOWLEDGE REQUIRED Database management; server technology; customer and personal service; telecommunication technology and Information Technology. SKILLS REQUIRED Customer ...

Job Summary : NEOGOV is a company within Cochise County, seeking an IT Technician I. The role ... Responsibilities : • sets up and tests computers, peripherals, telecommunications equipment, and ...

Mining & Metals, and the Manufacturing and Technology markets. Our services span from initial ... ICT-Telecommunication discipline may include security systems, surveillance systems, ERRCS/DAS, and ...

Mining & Metals, and the Manufacturing and Technology markets. Our services span from initial ... ICT-Telecommunication discipline may include security systems, surveillance systems, ERRCS/DAS, and ...

Installs, maintains/repairs, and tests residential/small business telecommunication service (POTS, Prism, Fiber and DSL). Connects wires and cables to terminals, frames, and attaches/detaches various ...

Showing results 41-60

Telecommunications Tech information

See Arizona salary details

$14

$26

$39

How much do telecommunications tech jobs pay per hour?

As of Sep 9, 2026, the average hourly pay for telecommunications tech in Arizona is $26.72, according to ZipRecruiter salary data. Most workers in this role earn between $20.62 and $31.35 per hour, depending on experience, location, and employer.
Infographic showing various Telecommunications Tech job openings in Arizona as of August 2026, with employment types broken down into 2% As Needed, 74% Full Time, 11% Part Time, 2% Temporary, 10% Contract, and 1% Nights. Highlights an 92% Physical, 2% Hybrid, and 6% Remote job distribution, with an average salary of $55,569 per year, or $26.7 per hour.

Senior FPGA Design Engineer

Chandler, AZ • On-site

$101K - $136K/yr

Full-time

Re-posted 13 days ago


Key responsibilities

  • Design, develop, document, debug and test FPGA SoC systems including IP integration, high-performance FPGA IP, userspace drivers, and firmware.

  • Utilize communication skills to effectively collaborate with team members and engineering management.

  • Contribute to schematic capture and layout for FPGA portions of PCB designs.


Job description


Job Title:                   Senior FPGA Engineer III

Department:              Engineering->Platforms->FPGA SoC Group

Reports To:               Director, Platforms

FLSA Status:             Exempt

Last Modified:           9/10/2025

Level:                         T3

Location                    Chandler, AZ – Onsite 5 Days a week

 

Company Overview

Comtech Telecommunications Corp. is a leading global technology company providing terrestrial and wireless network solutions, next-generation 9-1-1 emergency services, satellite and space communications technologies, and cloud-native capabilities to commercial and government customers around the world. Our unique culture of innovation and employee empowerment unleashes a relentless passion for customer success. With multiple facilities located in technology corridors throughout the United States and around the world, Comtech leverages our global presence, technology leadership, and decades of experience to create the world’s most innovative communications solutions. For more information, please visit www.comtech.com. 
  
We’re seeking curious, growth-minded thinkers to help shape our vision, structures, and systems; playing a key role as we launch into our ambitious future. If you’re invigorated by our mission, values, and drive to change the world — we’d love to have you apply.

 
Position Summary

Senior FPGA Designer with experience in the entire design flow for complex FPGA’s.

 

Responsibilities

  • Design, develop, document, debug and test FPGA SoC systems; including:
    1. IP Integration into FPGA Projects (synthesis/implementation)
    2. High-Performance FPGA IP (VHDL/SystemVerilog)
    3. Userspace Drivers for FPGA IP (C++)
    4. Firmware for Embedded Microcontrollers (C)
  • Utilize strong communication skills to effectively work and communicate with team members and engineering management.

Qualifications

  • Strong digital design engineer with FPGA/ASIC SoC design experience
  • Strong FPGA Implementation with Altera Quartus or Xilinx Vivado
  • Experience designing/debugging SoC systems with AMBA-compliant AXI and APB interfaces
  • Experience designing fmax-optimized, high-throughput, pipelined AXI-Stream IP
  • Capable of creating RTL simulations to identify and resolve most issues before hardware tests
  • Knowledgeable in Static Timing Analysis (STA) and Synopsis Design Constraints (SDC)
  • Experience analyzing STA reports and post-synth netlist/placement to resolve failing paths
  • Experience contributing to schematic capture and layout for FPGA portions of PCB designs
  • Experience implementing at least one Gigabit Transceiver Protocol:
    1. PCI Express, Interlaken, USB SuperSpeed
    2. 1000BASE-X/SGMII, 10GBASE-R, 40GBASE-4, 100GBASE-R4
  • Experience implementing Network Protocols, such as:
    • L1: IEEE 802.3, Cisco, Q/SFP+ MSA standards for Ethernet (1G to 100G)
    • L2/L3: IPv4, IPv6, ARP, ICMP, IGMP, UDP, TCP
    • L4: VITA 49.2, IEEE-ISTO 4900 Digital IF Interoperability Standard (DIFI) and/or eCPRi
      (Highly Desired)
  • Proficient in SW development with C, C++ and GIT version control
  • Proficient in Microsoft Office Tools (Word, Excel, PowerPoint, Visio, etc.)
  • Demonstrated experience supporting multi-disciplinary, cross functional and matrixed teams

Desired Qualifications

  • Working knowledge of digital IF streams such as VITA 49.2, DIFI and/or eCPRi (Highly Desired)
  • Working knowledge of Embedded Linux: Kernel / Yocto / U-Boot / DeviceTree
  • Working knowledge with SATCOM waveforms like DVB-S2X and/or 5G NTN 3GPP Rel 17/18
  • Working knowledge of communication networks and security within a zero-trust environment
  • Experience with Partial Reconfiguration/DFX or PCIe CvP
  • Possess an active DoD clearance or demonstrate readiness to obtain one

Education

  • Bachelors in Electrical or Computer Engineering (or related degree).

Experience:

  • 5+ years of FPGA/ASIC SoC design experience.


Comtech Telecommunications Corp. is an Equal Opportunity Employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability protected veteran status or other characteristics protected by law.