Mentor engineers on protocol implementation, timing constraints, and hierarchical design ... Performance modeling of hardware implementations with high level languages like C, C++ or SystemC
Quick apply
Mentor engineers on protocol implementation, timing constraints, and hierarchical design ... Performance modeling of hardware implementations with high level languages like C, C++ or SystemC
Systemc Modeling Engineer information
What are SystemC Modeling Engineers?
SystemC Modeling Engineers are professionals who use the SystemC language to create high-level models of hardware systems, typically for simulation, verification, and architectural exploration in the electronics and semiconductor industries. They help bridge the gap between software and hardware design by modeling hardware components and behavior at different abstraction levels. Their work enables faster development cycles and analysis of system performance before committing to physical hardware design.
What are some common challenges faced by SystemC Modeling Engineers when collaborating with hardware and software teams?
SystemC Modeling Engineers often navigate the challenge of bridging the gap between hardware and software teams, as they must accurately represent hardware behavior in a way that is both functional for software development and reflective of real-world hardware constraints. Ensuring model fidelity while maintaining simulation performance is a delicate balance, especially when requirements change rapidly. Clear communication and iterative validation with both teams are essential to resolve ambiguities and synchronize development timelines.
What is the difference between Systemc Modeling Engineer vs Hardware Design Engineer?
| Aspect | Systemc Modeling Engineer | Hardware Design Engineer |
|---|---|---|
| Primary Focus | Developing system-level models using SystemC for simulation and verification | Designing and implementing hardware components and circuits |
| Required Skills | SystemC, C++, hardware architecture, modeling techniques | VHDL/Verilog, FPGA/ASIC design, circuit analysis |
| Work Environment | Embedded systems, simulation labs, software development | Hardware labs, manufacturing facilities, design teams |
| Industry Usage | Electronics, embedded systems, system architecture | Consumer electronics, telecommunications, semiconductor industry |
While both roles involve working with hardware and system design, the Systemc Modeling Engineer primarily focuses on creating high-level models for simulation and verification, whereas the Hardware Design Engineer concentrates on designing physical hardware components. Understanding these differences helps in choosing the right career path or job search focus.
What are the key skills and qualifications needed to thrive as a SystemC Modeling Engineer, and why are they important?
To excel as a SystemC Modeling Engineer, you need strong expertise in digital design, C++ programming, hardware description languages, and a background in electrical or computer engineering. Familiarity with SystemC libraries, simulation tools, and version control systems is typically required, and certifications in hardware modeling or verification can be advantageous. Effective problem-solving, attention to detail, and collaboration skills are essential soft skills that help you stand out. These competencies ensure accurate hardware modeling, efficient verification, and successful integration within engineering teams.
What are popular job titles related to Systemc Modeling Engineer jobs in Illinois? For Systemc Modeling Engineer jobs in Illinois, the most frequently searched job titles are:
What job categories do people searching Systemc Modeling Engineer jobs in Illinois look for? The top searched job categories for Systemc Modeling Engineer jobs in Illinois are:
Full-time
Posted 26 days ago
Job description
Join the leading chiplet startup! As an Eliyan NuLink PHY IO Architect, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the definition and development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will own the architecture, oversee design and validation, and be a focal point for customer and marketing team interactions. You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits. ONSITE M-F
Key Responsibilities:- Architecture: Define NuLink PHY subsystems (physical and logical/link layers) and hierarchical modular protocol bridges between PCIe, AXI4, APB, CHI, CXL (.io/.cache/.mem), DDR to name a few. Definition of a firmware first based hardware architecture approach.
- Protocol Design: Design protocol conversion layers with transaction ordering, credit-based flow control, QoS, address translation, coherency management, and memory semantics across protocol domains
- Performance Evaluation and Optimization: Model and tune PHY data path, link protocols, and CDC architectures for protocol efficiency, bandwidth, latency, power, and signal integrity. Conduct technical evaluation and benchmark analysis against internal and external IPs.
- Collaboration: Partner with ASIC, firmware, and post-silicon teams. Support customer integration for compute-to-memory (CXL/DDR), processor interconnect (AXI/PCIe), and control plane (APB). Create clear and comprehensive architecture specifications with foolproof integration guidelines.
- Validation: Review characterization plans for PLL, VCO, ATB, and link training. Create protocol testbenches validating transaction handling, latency, throughput, and compliance
- Compliance: Ensure UCIe, PCIe, CXL, AMBA AXI/APB, and DDR specification compliance. Define interoperability requirements and protocol error handling. Be part of industry standards bodies and work groups to keep Eliyan's product implementations up to date with the latest versions of the standards.
- Leadership: Mentor engineers on protocol implementation, timing constraints, and hierarchical design. Effectively collaborate with industry technologists, business leaders and ability to network seamlessly with industry peers to influence stakeholders.
- Expertise in multiple areas of architecture definition, chip micro-architecture, protocol definition and implementation
- Strong knowledge of two or more of the following connectivity protocols - PCIe, UCIe, UALink, Ethernet, DDR, AMBA
- Strong scripting and automation skills
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
- 8+ years' of experience
- 15+ years of experience in ASIC architecture with strong bias for practical logic design and influence of physical implementation, with a proven track record of leading teams through successful tapeouts
- Performance modeling of hardware implementations with high level languages like C, C++ or SystemC
- Adept at clocking and floorplan guidelines for PHY implementation
- Extremely knowledgeable on RTL-to-GDSII flows, limitations, and flexibilities to improve productivity and power aware designs
- Exceptional problem-solving skills.
We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.