2

Remote Pcb Layout Designer Jobs in California (NOW HIRING)

Senior Designer

Los Angeles, CA · On-site +1

$145K - $195K/yr

We are headquartered in Los Angeles, CA with both a local and remote team. We were founded and ... Strong visual design skills including typography, layout, hierarchy, and brand consistency

Demonstrated excellence in visual communication, layout, and typography * Ability to move fluidly ... This is a remote position *M&S Consulting proactively fulfills its role as an equal opportunity ...

This is a remote freelance role starting as soon as possible and running through July 23, 2026 ... auto layout, libraries, and prototyping capabilities * Demonstrate advanced proficiency in ...

Senior UX Designer

Glendale, CA · Remote

$100K - $154K/yr

This role is a remote opportunity. What You Will Do: * Work with the Lead UX Designer and other ... Support bug fixes, implementation and UI layout creation using Unreal Engine and UEFN * Participate ...

The ideal candidate will be highly proficient in Adobe InDesign and have a keen eye for layout ... Remote professional office environment (office equipment including a laptop with the requisite ...

Deep understanding of design principles, typography, layout, product renderings, and visual ... remote work budget * Employee + Family and friends discount Why cocokind At cocokind, we do things ...

next page

Showing results 1-20

Remote Pcb Layout Designer information

What is the difference between Remote Pcb Layout Designer vs Remote Electronics Design Engineer?

AspectRemote Pcb Layout DesignerRemote Electronics Design Engineer
Primary FocusDesigning PCB layouts and circuit board placementDeveloping overall electronic systems and circuit schematics
Required SkillsPCB design software, layout optimization, schematic interpretationCircuit theory, component selection, schematic design
Work EnvironmentTypically CAD tools, collaborative design platformsSimulation tools, schematic capture software
Common CertificationsIPC CID, PCB design certificationsECE degree, circuit design certifications

While both roles involve electronic design, the Remote Pcb Layout Designer specializes in PCB layout and physical circuit board design, focusing on component placement and routing. The Remote Electronics Design Engineer has a broader scope, including developing entire electronic systems and schematics. Both roles often require similar certifications and work environments, but their core responsibilities differ significantly.

What are the most commonly searched types of Pcb Layout Designer jobs in California? The most popular types of Pcb Layout Designer jobs in California are:
What cities in California are hiring for Remote Pcb Layout Designer jobs? Cities in California with the most Remote Pcb Layout Designer job openings:
Infographic showing various Remote Pcb Layout Designer job openings in California as of July 2026, with employment types broken down into 79% Full Time, and 21% Part Time. Highlights an 100% Remote job distribution.
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer

Senior High Speed Mixed-Signal I/O & Analog Layout Engineer

Saige Partners

San Jose, CA • On-site, Remote

$100 - $110/hr

Other

Posted 11 days ago


Job description

Job Description We strive to be Your Future, Your Solution to accelerate your career. Contact Andy Birkenholz at abirkenholz@saigepartners.com, you can also schedule an appointment, to learn more about this opportunity. Senior High-Speed Mixed-Signal / Analog IC Layout Engineer Position Summary We are seeking an experienced Senior High-Speed Mixed-Signal / Analog IC Layout Engineer to join our advanced silicon design team

In this role, you will collaborate closely with circuit designers based in San Jose, California, to develop and implement high-performance custom layouts for next-generation mixed-signal integrated circuits. You will be responsible for the physical layout of complex analog and high-speed circuits, including high-speed SERDES receivers (RX), transmitters (TX), PLLs, CDRs, voltage-controlled oscillators (VCOs), analog reference circuits, and other critical building blocks. This position requires a strong understanding of advanced CMOS technologies, layout optimization techniques, and industry-standard EDA tools to ensure designs meet performance, area, reliability, and manufacturability requirements.

Key Responsibilities Partner with remote circuit designers to develop chip floorplans and optimize layouts for performance, area, parasitics, and manufacturability. Create custom analog and mixed-signal layouts for high-speed SERDES and related circuitry using Cadence Virtuoso. Optimize layouts to minimize parasitic effects while maximizing circuit performance and silicon efficiency.

Develop project schedules, estimate layout effort, and execute work to meet aggressive development timelines. Interpret foundry process documentation and implement solutions to address design rule requirements, latch-up prevention, reliability concerns, and manufacturability. Perform layout verification and deliver DRC- and LVS-clean designs using industry-standard verification tools.

Collaborate with cross-functional engineering teams to resolve design, verification, and implementation challenges. Contribute to chip-level physical design activities, including bump planning, pad ring development, ESD implementation, and tape-out preparation. Clearly communicate technical issues, layout trade-offs, and project status through meetings, documentation, and written communication.

Required Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, or a related discipline with 5+ years of professional IC layout experience; OR 8+ years of professional integrated circuit layout experience in lieu of a degree. Strong experience with custom analog and mixed-signal IC layout. Proficiency with Cadence Virtuoso and physical verification tools including Calibre LVS and DRC.

Experience working with advanced sub-micron CMOS technologies. Strong understanding of layout matching techniques, parasitic optimization, reliability considerations, and design rule compliance. Excellent communication skills with the ability to collaborate effectively across geographically distributed engineering teams.

Self-motivated with the ability to work independently while managing multiple priorities. Preferred Qualifications Extensive experience designing high-speed SERDES layouts, including TX, RX, PLL, CDR, VCO, clocking circuits, and analog reference blocks. Experience with advanced semiconductor process nodes, including FinFET (14nm, 8nm, 4nm) and Gate-All-Around (2nm) technologies.

Experience designing layouts supporting data rates up to 224 Gb/s. Working knowledge of Linux development environments. Experience with Cadence SKILL or SkillCAD automation.

Familiarity with chip-level physical design including bump planning, pad ring implementation, and ESD strategies. Experience leading small layout teams and supporting successful analog or mixed-signal IC tape-outs. Strong technical documentation and written communication skills.

What Success Looks Like The ideal candidate combines deep technical expertise in custom analog layout with strong collaboration skills and attention to detail. You are passionate about solving complex physical design challenges, thrive in a fast-paced engineering environment, and consistently deliver high-quality layouts that meet aggressive performance and schedule goals. Saige Partners, one of the fastest growing technology and talent companies in the Midwest, believes in people with a passion to help them succeed.

We are in the business of helping professionals Build Careers, Not Jobs. Saige Partners believes employees are the most valuable asset to building a thriving and successful company culture. Contact us to learn more about the opportunity below or check out other opportunities at https://careers.saigepartners.com/.