1

Microchip Design Engineer Jobs in Phoenix, AZ (NOW HIRING)

Senior Engineer I-Reliability

Chandler, AZ · On-site

$102K - $141K/yr

People come to work at Microchip because we help design the technology that runs the world. They ... Microchip's fast-growing Microcontroller & Analog business is looking for a Reliability Engineer to ...

Showing results 41-60

Microchip Design Engineer information

See Phoenix, AZ salary details

$75.5K

$127.1K

$187.2K

How much do microchip design engineer jobs pay per year?

As of Aug 8, 2026, the average yearly pay for microchip design engineer in Phoenix, AZ is $127,072.00, according to ZipRecruiter salary data. Most workers in this role earn between $100,300.00 and $151,400.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a microchip design engineer?

To thrive as a Microchip Design Engineer, you need a strong background in electrical engineering, circuit design, and semiconductor physics—typically supported by a relevant bachelor's or master's degree. Proficiency with EDA tools such as Cadence, Synopsys, and Verilog/VHDL, as well as familiarity with industry-standard design and simulation software, is essential. Excellent problem-solving skills, attention to detail, and the ability to collaborate within multidisciplinary teams are key soft skills for this role. These abilities are vital for creating high-performance microchips that meet rigorous industry standards and project timelines.

What does a microchip design engineer do?

Microchip Design Engineers typically focus on designing, simulating, and testing integrated circuits (ICs) for various applications such as consumer electronics, automotive systems, or telecommunications. Daily tasks often include creating hardware schematics, writing and reviewing HDL code, collaborating with verification teams, and troubleshooting design issues. You may also participate in design reviews, optimize power and performance parameters, and work closely with layout engineers to ensure manufacturability. This role is highly collaborative and often involves working within cross-functional teams to bring innovative microchip solutions from concept to production.

What is a microchip design engineer?

A Microchip Design Engineer is responsible for designing, developing, and testing integrated circuits (ICs) used in electronic devices. They work with specialized software and hardware tools to create chip layouts, simulate performance, and optimize power and efficiency. Their role includes collaborating with cross-functional teams to ensure the chip meets design specifications and manufacturing requirements. They play a crucial role in advancing semiconductor technology for applications in consumer electronics, automotive, healthcare, and more.

What are the most commonly searched types of Microchip Design Engineer jobs in Phoenix, AZ? The most popular types of Microchip Design Engineer jobs in Phoenix, AZ are:
What are popular job titles related to Microchip Design Engineer jobs in Phoenix, AZ? For Microchip Design Engineer jobs in Phoenix, AZ, the most frequently searched job titles are:
What job categories do people searching Microchip Design Engineer jobs in Phoenix, AZ look for? The top searched job categories for Microchip Design Engineer jobs in Phoenix, AZ are:
Infographic showing various Microchip Design Engineer job openings in Phoenix, AZ as of August 2026, with employment types broken down into 1% Internship, 85% Full Time, 9% Part Time, and 5% Contract. Highlights an 86% Physical, 4% Hybrid, and 10% Remote job distribution, with an average salary of $127,072 per year, or $61.1 per hour.

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc

Scottsdale, AZ

$135K - $150K/yr

Full-time

Re-posted 21 days ago


General Dynamics Mission Systems rating

7.9

Company rating: 7.9 out of 10

Based on 30 frontline employees who took The Breakroom Quiz

128th of 242 rated software companies


Job description

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.


What You'll Do
  • Architect and implement high-performance FPGA designs in VHDL and/or Verilog targeting Xilinx and Microchip device families.
  • Perform synthesis, place-and-route, and timing closure using Vivado or Libero, including advanced techniques such as pipelining, register retiming, floorplanning, and physical optimization
  • Develop and execute block-level simulations using QuestaSim/ModelSim with code coverage analysis (statement, branch, condition, expression)
  • Create self-checking testbenches for correctness verification
  • Design high-speed interfaces for inter-module communication and system integration
  • Collaborate with systems engineers, software developers, and verification engineers in an Agile development environment
  • Participate in design reviews, peer code reviews, and documentation of design specifications and interface control documents
  • Contribute to CI/CD pipeline development for automated synthesis, simulation regression, and coverage tracking
  • Support integration and lab bring-up activities, including on-target FPGA debug using ILAs and JTAG-based tools
Required Qualifications
  • Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design
  • Hands-on experience with Xilinx Vivado Design Suite or Microchip Libero for synthesis, implementation, and timing analysis
  • Experience targeting Xilinx and Microchip device families
  • Ability to achieve timing closure on designs at 300+ MHz clock rates
  • Experience with FPGA simulation tools (QuestaSim or ModelSim)
  • Proficiency in writing self-checking testbenches with automated pass/fail determination
  • Understanding of high-speed digital design principles: pipelining, clock domain crossing (CDC), metastability mitigation, and synchronous design
  • Experience with AXI-Stream, AXI4, or similar on-chip bus protocols
  • Ability to read and interpret timing reports, utilization summaries, and critical-path analysis output
  • Strong written and verbal communication skills for design documentation and technical presentations
  • S. Citizenship and ability to obtain/maintain a Secret security clearance
Preferred Qualifications
  • Experience with cryptographic algorithm implementation in hardware (AES, GCM, SHA, ECC, RSA, or similar)
  • Experience with high-speed serial interfaces: PCIe, Ethernet (10G/25G/100G), Fibre Channel, Aurora, or GTY/GTM transceivers
  • Experience with CI/CD pipelines for FPGA development (GitLab CI) including automated synthesis and regression testing
  • Proficiency in scripting languages (Tcl, Python, Bash) for build automation and design flow scripting
  • Experience with version control systems (GitLab) and collaborative development workflows
  • Experience with Xilinx IP cores: FIFO Generator, Clock Wizard, MIG/DDR controllers, DMA/Bridge subsystems
  • Experience with embedded processors in FPGA (MicroBlaze, Zynq PS, Versal AI Engine)

#CJ3


This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
USD $135,396.00 - USD $150,205.00 /Yr.

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!


Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans


What General Dynamics Mission Systems employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom