ZipRecruiter

Log In

1

Junior Rtl Design Engineer Jobs in Georgetown, TX

Infotech Sourcing

Design Engineer III

Austin, TX · On-site

Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...

Infotech Sourcing

Design Engineer III

Austin, TX · On-site

Job Title: Core Engineering - Design Engineer III Duration: 12 months with possible extension ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...

H R PUNDITS INC

Design Engineer III

Austin, TX

$120K/yr

Design Engineer III ONSITE- US: TX- Austin OR Sunnyvale office (2nd option) Salary 140 to 145K ... Minimum Qualifications Demonstrated experience with RTL-to-GDSII design flow usage and development ...

Apple

FE RTL Infrastructure - CAD Engineer

Austin, TX · On-site

$164K/yr

As a Front-End (FE) RTL Infrastructure - CAD Engineer, you will play a major role in developing and supporting a reliable infrastructure and work environments that design and verification teams use ...

Apple

DDR Design Engineer

Austin, TX · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple

DDR Design Engineer

Austin, TX

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple

FE RTL Infrastructure - CAD Engineer

Austin, TX

$181K - $318K/yr

Description As a Front-End (FE) RTL Infrastructure - CAD Engineer, you will play a major role in developing and supporting a reliable infrastructure and work environments that design and verification ...

Apple

DDR Design Engineer

Austin, TX · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Apple

FE RTL Infrastructure - CAD Engineer

Austin, TX

$181K - $318K/yr

Description As a Front-End (FE) RTL Infrastructure - CAD Engineer, you will play a major role in developing and supporting a reliable infrastructure and work environments that design and verification ...

Apple

DDR Design Engineer

Austin, TX

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will provide high-quality RTL description, including assertions, for the design. Use formal ...

Tenstorrent

Sr. Engineer, CPU RTL Design

Austin, TX · On-site

$100K - $500K/yr

We are looking for a talented engineer to join our CPU design team to define and implement RTL for high-performance CPUs. You'll work on a CPU based on RISC-V ISA, collaborating with DV, PD, and ...

next page

Showing results 1-20

All JobsJunior Rtl Design Engineer JobsJunior Rtl Design Engineer Jobs in Georgetown, TX

Junior Rtl Design Engineer information

See Georgetown, TX salary details

$31.1K

$66.7K

$101.7K

How much do junior rtl design engineer jobs pay per year?

As of Jun 17, 2026, the average yearly pay for junior rtl design engineer in Georgetown, TX is $66,710.00, according to ZipRecruiter salary data. Most workers in this role earn between $45,100.00 and $74,300.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Junior RTL Design Engineer, and why are they important?

To thrive as a Junior RTL Design Engineer, a solid background in digital logic design, hardware description languages (such as Verilog or VHDL), and a relevant engineering degree are essential. Experience with simulation and synthesis tools (like ModelSim, Synopsys, or Xilinx Vivado) and a basic understanding of ASIC or FPGA flows are typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help individuals excel in translating specifications into efficient hardware designs. These skills ensure accurate, reliable, and high-performance digital circuit development, which is crucial for meeting project goals and industry standards.

What are Junior RTL Design Engineers?

Junior RTL Design Engineers are entry-level professionals who work on designing and verifying the Register Transfer Level (RTL) logic for digital integrated circuits. They typically use hardware description languages like Verilog or VHDL to describe and simulate the functionality of hardware blocks according to specifications. Their responsibilities often include coding, simulation, debugging, and collaborating with senior engineers to ensure the design meets performance and functional requirements. This role is crucial in the process of creating chips and digital systems used in various electronic devices.

What is the difference between Junior Rtl Design Engineer vs Digital Design Engineer?

AspectJunior Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or related field; some certificationsBachelor's or higher in Electrical/Electronic Engineering; certifications vary
Work EnvironmentDesign teams in semiconductor or electronics companiesDesign and development teams in similar industries
Employer & Industry UsageCommonly employed in chip design, FPGA, ASIC developmentUsed in digital circuit and system design across industries

Both roles involve digital circuit design, but Junior Rtl Design Engineers focus more on RTL coding and verification, while Digital Design Engineers may handle broader digital system development. The roles often overlap in skills and work environment, with the main difference being scope and experience level.

What are some common challenges faced by Junior RTL Design Engineers when transitioning from academic projects to industry roles?

Junior RTL Design Engineers often find the transition from academic projects to industry roles challenging due to the increased complexity and scale of commercial designs. In industry, there is a strong emphasis on meeting strict timing, power, and area requirements, as well as adhering to rigorous verification and documentation standards. Collaboration with verification, physical design, and software teams is essential, and juniors may need to quickly adapt to using industry-standard EDA tools and workflows. Gaining proficiency in debugging and understanding legacy codebases are also typical hurdles. However, most teams provide mentorship and structured onboarding to help new engineers succeed.
What are popular job titles related to Junior Rtl Design Engineer jobs in Georgetown, TX? For Junior Rtl Design Engineer jobs in Georgetown, TX, the most frequently searched job titles are:
What job categories do people searching Junior Rtl Design Engineer jobs in Georgetown, TX look for? The top searched job categories for Junior Rtl Design Engineer jobs in Georgetown, TX are:
What cities near Georgetown, TX are hiring for Junior Rtl Design Engineer jobs? Cities near Georgetown, TX with the most Junior Rtl Design Engineer job openings:
Junior Rtl Design Engineer jobs near you
Design Engineer III

Design Engineer III

Infotech Sourcing

Austin, TX • On-site

Full-time

Posted 14 days ago

Job description

Job Title: Core Engineering - Design Engineer III
Duration: 12 months with possible extension
Location: onsite Austin or Sunnyvale
Job Description:
Responsibilities
Perform comprehensive power analysis at various design stages, spanning from RTL to GDSII.
Contribute to the development, improvement, and automation of various power analysis flows. This includes gathering and analyzing large datasets for power modeling via automated processes.
Investigate and address power inefficiencies, providing actionable feedback to the RTL design team.
Minimum Qualifications
Demonstrated experience with RTL-to-GDSII design flow usage and development in advanced technology nodes (7nm and below).
Expertise in low-power implementation and signoff, including power gating, multiple voltage rails, and Unified Power Format (UPF) usage.
Proven experience in power analysis and reduction utilizing industry-standard tools such as PrimeTime PX/PrimePower.
Proficiency in scripting languages, with a strong emphasis on Python and ML/AI frameworks.
Working knowledge of RTL design principles.
Experience in RTL power optimization using specialized tools like Power-Artist.
Ability to learn quickly, explore new ideas, and iterate rapidly to achieve optimal results.
Preferred Qualifications
Experience with synthesis and Place and Route (PnR) flows.
Experience analyzing Intellectual Property (IP) design for power characteristics and building run-time estimation models for use by software/firmware teams.
Skills in data analysis and data modeling, including the application of machine learning approaches.
Education
• Must Have: Bachelor degree in Electrical/Computer Engineering or Computer Science
• Master's Degree preferred but not required

Apply