ZipRecruiter

Log In

1

Internship Rfic Design Engineer Jobs in Santa Clara, CA

SkyGig

RFIC Design Intern

San Jose, CA · On-site

This internship is ideal for a student with strong fundamentals in analog/RF circuit design who wants hands-on experience working with experienced RFIC engineers on real product development and help ...

SkyGig

RFIC Design Intern

San Jose, CA

This internship is ideal for a student with strong fundamentals in analog/RF circuit design who wants hands-on experience working with experienced RFIC engineers on real product development and help ...

3M HEALTHCARE

Senior RFIC Design Engineer

San Jose, CA · On-site

$166K - $228K/yr

NXP is seeking a highly motivated and experienced Senior RFIC Design Engineer to contribute to the development of cutting-edge RF integrated circuits for wireless communication systems. Job ...

MixMode

RFIC Design Engineer

Mountain View, CA · On-site

The Role We're looking for a Senior Staff RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation beamformer ...

Amazon

RFIC Design Engineer , Amazon Leo

Sunnyvale, CA · On-site

As a RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter-disciplinary ...

Skyworks

RFIC Design Summer Intern

San Jose, CA · On-site

$22.50 - $42/hr

This internship offers hands-on experience in silicon RFIC design while working closely with experienced engineers in a collaborative team environment. The intern will contribute to the development ...

Skyworks

RFIC Design Summer Intern

San Jose, CA

$22.50 - $42/hr

This internship offers hands-on experience in silicon RFIC design while working closely with experienced engineers in a collaborative team environment. The intern will contribute to the development ...

Amazon

RFIC Design Engineer , Amazon Leo

Sunnyvale, CA · On-site

As a RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter-disciplinary ...

Amazon

Sr. RFIC Design Engineer , Amazon Leo

Sunnyvale, CA · On-site

$122K - $168K/yr

As Senior RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter ...

Qorvo, Inc.

Staff RFIC Design Engineer

San Jose, CA · On-site +1

$144K - $187K/yr

Switch/LNA/RF IC Design Engineer, the design of GaAs/SOI/SiGe/CMOS based switch and LNA or RFIC's for Front End Modules. Responsibilites: * Work with Marketing, internal and external module designers ...

next page

Showing results 1-20

All JobsRfic Design Engineer JobsInternship Rfic Design Engineer JobsInternship Rfic Design Engineer Jobs in Santa Clara, CA

Internship Rfic Design Engineer information

See Santa Clara, CA salary details

$15

$29

$45

How much do internship rfic design engineer jobs pay per hour?

As of Sep 14, 2026, the average hourly pay for internship rfic design engineer in Santa Clara, CA is $29.85, according to ZipRecruiter salary data. Most workers in this role earn between $24.28 and $33.89 per hour, depending on experience, location, and employer.

What is the difference between Internship Rfic Design Engineer vs RFIC Design Engineer?

AspectInternship RFIC Design EngineerRFIC Design Engineer
QualificationsEnrolled in or recent graduate of electrical engineering or related fieldBachelor's or master's in electrical engineering, with specialized RFIC knowledge
Work EnvironmentInternship programs, entry-level projects, supervised tasksFull-time professional role, independent project work, team collaboration
ResponsibilitiesAssisting in RFIC design tasks, learning industry tools, supporting senior engineersDesigning, testing, and optimizing RFICs for communication systems

The main difference between an Internship RFIC Design Engineer and an RFIC Design Engineer lies in experience, responsibilities, and career stage. Internships are designed for students or recent graduates gaining industry exposure, while RFIC Design Engineers are experienced professionals responsible for full project execution.

What are the most commonly searched types of Rfic Design Engineer jobs in Santa Clara, CA?

The most popular types of Rfic Design Engineer jobs in Santa Clara, CA are:

What are popular job titles related to Internship Rfic Design Engineer jobs in Santa Clara, CA?

For Internship Rfic Design Engineer jobs in Santa Clara, CA, the most frequently searched job titles are:

What job categories do people searching Internship Rfic Design Engineer jobs in Santa Clara, CA look for?

The top searched job categories for Internship Rfic Design Engineer jobs in Santa Clara, CA are:

What cities near Santa Clara, CA are hiring for Internship Rfic Design Engineer jobs?

Cities near Santa Clara, CA with the most Internship Rfic Design Engineer job openings:

Internship Rfic Design Engineer jobs near you
Infographic showing various Internship Rfic Design Engineer job openings in Santa Clara, CA as of June 2026, with employment types broken down into 80% Full Time, 16% Part Time, and 4% Contract. Highlights an 90% Physical, 1% Hybrid, and 9% Remote job distribution, with an average salary of $62,089 per year, or $29.9 per hour.

RFIC Design Intern

San Jose, CA • On-site

SkyGig
See more jobs at SkyGigexternal

Full-time

Re-posted 18 days ago

Job description

We are seeking a motivated RFIC Design Engineer Intern to support the development, simulation, and validation of RF integrated circuits for next-generation wireless and satellite communications applications. This internship is ideal for a student with strong fundamentals in analog/RF circuit design who wants hands-on experience working with experienced RFIC engineers on real product development and help push new hardware innovations forward.
Responsibilities
As an RFIC Design Engineer Intern, you will:
  • Assist with the design and simulation of RF/analog front-end circuit blocks such as LNAs, mixers, oscillators, PLLs, PAs, VGAs, switches, etc.
  • Perform circuit RF simulations including S-parameters, noise figure, gain, linearity, stability, power consumption, etc.
  • Support layout reviews, parasitic extraction, and post-layout simulations.
  • Assist in the analysis of 2.5D and 3D EM circuit models and simulation outcomes.
  • Work across a cross-functional collaborative team of bright RF engineers.
  • Prepare technical documents and reports, and participate in design reviews and brainstorming sessions.

We are considering full-time/ part-time applicants for Fall 2026.
The ideal candidate will have strong technical competency, curiosity, and the ability to take the lead and ownership of a well-defined project. They should also be excited to adapt, learn quickly, and grow in a fast-paced startup environment.
Requirements
  • Currently pursuing a M.S., or Ph.D. in Electrical Engineering with 2+ years of RFIC design experience.
  • Strong background in RF state-of-the-art CMOS, SOI, or SiGe technologies
  • Proficient in RFIC design and characterization tools such as Cadence Virtuoso, Spectre RF, ADS, or similar.
  • Deep understanding of system specifications and capable of translating system requirements into circuit requirements at IC level.
  • Experience with RFIC layout and post-layout simulation.
  • Experience with Python, MATLAB, or scripting for data analysis and automation.
  • Prior research, or tapeout experience in RF/analog IC design.
  • Comfortable working and solving problems independently as well as collaboratively within a team.
  • Strong written and oral communication skills in English and comfortable explaining technical concepts to the rest of the team.

Benefits
  • Paid, full-time, onsite internship at our Bay Area, CA location with competitive salary
  • Opportunity to work with a collaborative and ambitious team developing disruptive products.
  • Opportunities for growth, leadership, and project ownership in a dynamic startup environment.

Apply