By joining us, you are taking an internship to democratize high-performance computers that are accessible to everyone. As a Design Verification Engineer Intern on the SoC Digital Verification team ...
By joining us, you are taking an internship to democratize high-performance computers that are accessible to everyone. As a Design Verification Engineer Intern on the SoC Digital Verification team ...
Design Verification Engineer
$159K - $195K/yr
Internship or research experience in a hardware design or verification environment Preferred Qualifications * Coursework or project work in hardware verification, FPGA design, or RTL simulation ...
Design Verification Engineer
$159K - $195K/yr
Internship or research experience in a hardware design or verification environment Preferred Qualifications * Coursework or project work in hardware verification, FPGA design, or RTL simulation ...
Design Verification Software Intern
$50 - $70/hr
... design and development of scalable infrastructure and software for the verification of high ... Willing to learn and adapt Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr ...
Design Verification Software Intern
$50 - $70/hr
... design and development of scalable infrastructure and software for the verification of high ... Willing to learn and adapt Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr ...
DV Intern
San Jose, CA ยท On-site
Familiarity with verification work and writing test benches * Familiarity with physical design ... Program details * 12-week paid internship * Generous housing support for those relocating * Daily ...
DV Intern
San Jose, CA ยท On-site
Familiarity with verification work and writing test benches * Familiarity with physical design ... Program details * 12-week paid internship * Generous housing support for those relocating * Daily ...
Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust ... Additional compensation may be available for intern PhD candidates. We look forward to sharing more ...
Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust ... Additional compensation may be available for intern PhD candidates. We look forward to sharing more ...
Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust ... Additional compensation may be available for intern PhD candidates. We look forward to sharing more ...
Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust ... Additional compensation may be available for intern PhD candidates. We look forward to sharing more ...
ASIC Design Verification Engineer
Saint Paul, MN ยท On-site
$115K - $135K/yr
Preferred Qualifications โข Internship, co-op, academic, or project experience with ASIC, FPGA, SoC, or digital design verification. โข Coursework or project experience with SystemVerilog, Verilog ...
ASIC Design Verification Engineer
Saint Paul, MN ยท On-site
$115K - $135K/yr
Preferred Qualifications โข Internship, co-op, academic, or project experience with ASIC, FPGA, SoC, or digital design verification. โข Coursework or project experience with SystemVerilog, Verilog ...
CPU Design Verification Engineer
Cambridge, MA ยท On-site
$148K - $181K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
Cambridge, MA ยท On-site
$148K - $181K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
Austin, TX ยท On-site
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
Austin, TX ยท On-site
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara, CA ยท On-site
$159K - $195K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara, CA ยท On-site
$159K - $195K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
CPU Design Verification Engineer
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
Austin, TX ยท On-site
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
CPU Design Verification Engineer
Austin, TX ยท On-site
$134K - $164K/yr
... Internships or other academic project experience in hardware verification and/or design Academic ... experience in digital logic design, chip architecture, and microarchitecture Should be a great ...
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Intern - Design Verification Infrastructure Engineer - Platform
Berkeley, CA ยท On-site
$166K - $203K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Intern - Design Verification Infrastructure Engineer - Platform
Berkeley, CA ยท On-site
$166K - $203K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Intern - Design Verification Infrastructure Engineer - Platform
Austin, TX ยท On-site
$134K - $164K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Intern - Design Verification Infrastructure Engineer - Platform
Austin, TX ยท On-site
$134K - $164K/yr
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Join SiFive's Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used across SiFive. An ideal candidate will be a systems engineer with a desire to ...
Design Verification Architect
Folsom, CA ยท On-site
$190K - $269K/yr
... verification strategy and methodologies for implementing and verifying the silicon design in the ... internship experience. Minimum Qualifications: * Bachelor's degree in Electronics, Computer ...
New
Design Verification Architect
Folsom, CA ยท On-site
$190K - $269K/yr
... verification strategy and methodologies for implementing and verifying the silicon design in the ... internship experience. Minimum Qualifications: * Bachelor's degree in Electronics, Computer ...
New
CPU Core Performance Verification Intern - CPU/AI Hardware
Austin, TX ยท On-site
$50 - $70/hr
As a Performance Verification Intern, you will work alongside CPU architects, micro-architects, and ... design, and post-silicon teams in a high-performance CPU project. Compensation for all interns at ...
CPU Core Performance Verification Intern - CPU/AI Hardware
Austin, TX ยท On-site
$50 - $70/hr
As a Performance Verification Intern, you will work alongside CPU architects, micro-architects, and ... design, and post-silicon teams in a high-performance CPU project. Compensation for all interns at ...
Design Engineer, Verification
Austin, TX ยท On-site
$86K - $184K/yr
Job requires individual to perform various tasks associated with Design Verification RISCV ... Ability to guide and mentor interns as needed. Expected Salary Range $86,000.00 - $184,000.00 The ...
Design Engineer, Verification
Austin, TX ยท On-site
$86K - $184K/yr
Job requires individual to perform various tasks associated with Design Verification RISCV ... Ability to guide and mentor interns as needed. Expected Salary Range $86,000.00 - $184,000.00 The ...
Internship Design Verification Intern information
See salary details
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
How much do internship design verification intern jobs pay per hour?
What is the difference between Internship Design Verification Intern vs Design Verification Engineer?
| Aspect | Internship Design Verification Intern | Design Verification Engineer |
|---|---|---|
| Credentials | Enrolled in or recent graduate of relevant engineering program | Bachelor's or Master's in Electrical/Computer Engineering |
| Work Environment | Internship, learning-focused, entry-level tasks | Full-time, professional engineering environment |
| Industry Usage | Common in tech and semiconductor companies for training | Established role in hardware/software verification teams |
The Internship Design Verification Intern role is an entry-level, learning-focused position for students or recent graduates, while the Design Verification Engineer is a full-time professional responsible for verifying hardware or software designs. Interns gain foundational experience, whereas engineers lead verification projects and ensure product quality.

Internship
Posted yesterday
Job description
At Tenstorrent, we believe the future of computing must be open, which is why our interns don't just watch from the sidelines - they help build the core of it. We provide a "code-to-career" pipeline where students collaborate with industry experts to solve high-stakes problems in RISC-V and AI hardware-software co-design. By joining us, you are taking an internship to democratize high-performance computers that are accessible to everyone.
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure the functional correctness and robustness of Tenstorrent's next-generation RISC-V and AI accelerator SoCs. You will work on building and improving modern verification environments, developing tests and checkers, and analyzing coverage to sign off complex digital IP and subsystems. Your work directly contributes to the reliability of the chips that power our AI and high-performance computing roadmap.
We are looking for a minimum of 3 months for this role with the potential for extension to 6 months.
This role is hybrid, based in our Boston, MA office.
Who you are
- Pursuing a B.S. , M.S. or PhD. in Electrical Engineering, Computer Engineering, Computer Science, or a related field with a focus on digital design and verification.
- Strong understanding of digital logic design and computer architecture (pipelines, caches, interconnects, memory systems).
- Familiar with HDLs such as Verilog/SystemVerilog, and interested in learning Formal verification, Cocotb, and UVM-based verification methodologies.
- Comfortable working in Linux-based development environments and using scripting languages (e.g., Python, Shell, Perl) to automate tasks.
- Detail-oriented problem solver who enjoys debugging complex issues, reasoning about corner cases, and working from specifications.
- Collaborative team member with clear communication skills, able to document work and discuss trade-offs with RTL, architecture, and validation teams.
What We Need
- Help develop and maintain SystemVerilog/UVM testbenches for SoC IP blocks and subsystems, including stimulus, checkers, and scoreboards.
- Write and refine verification test plans from architectural and micro-architectural specifications, with a strong focus on corner cases and coverage.
- Develop constrained-random and directed tests, run regressions, and triage failures by working closely with RTL designers to root-cause issues.
- Analyze functional and code coverage results, identify gaps, and propose additional tests or checks to drive coverage closure.
- Contribute to automation and infrastructure (scripts, Makefiles, CI hooks, dashboards) that improve verification productivity and debug turnaround time.
- Partner with cross-functional teams (architecture, design, performance, validation) to align on expected behavior and sign-off criteria for silicon.
- Have impact measured through coverage metrics achieved, quality and reproducibility of bugs found, and robustness of the verification environment you help build.
What You Will Learn
- End-to-end SoC design and verification flow for cutting-edge RISC-V and AI accelerator architectures.
- Industry-standard verification methodologies (SystemVerilog/UVM), including testbench architecture, stimulus generation, and scoreboard/checker design.
- Hands-on experience with simulation, regression, and coverage tools used in large-scale industrial verification environments.
- How to read and interpret hardware specifications, micro-architecture documents, and timing diagrams, and translate them into actionable tests and assertions.
- Exposure to high-performance interconnects, memory controllers, and accelerators, and how they are verified at IP, subsystem, and SoC levels.
- Best practices for collaborating in a silicon development team, including code review, documentation, and cross-site communication.
USA Hiring Timelines
This internship opportunity is available throughout our 3 terms with the following corresponding recruitment cycles:
- Winter Term: Jan-Apr work term, Sept-Dec recruit.
- Summer Term: May-Aug work term, Oct-Apr recruit.
- Fall Term: Sept-Dec work term, Jan-Aug recruit.
Please note these timelines are for reference only. Actual timelines may vary.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.