Memory bit-cell and complex periphery IC layout and automation. * Memory array/IP design, memory ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Memory bit-cell and complex periphery IC layout and automation. * Memory array/IP design, memory ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Analog Engineer
$200K/yr
Collaborate with architecture and layout teams to design circuits that maximize functionality ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$200K/yr
Collaborate with architecture and layout teams to design circuits that maximize functionality ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
... layout design rules and extraction issue resolution * Resolve complex verification challenges ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... layout design rules and extraction issue resolution * Resolve complex verification challenges ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
Physical Verification Engineer
Phoenix, AZ · On-site
$135K/yr
... layout design rules and extraction issue resolution * Resolve complex verification challenges ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
Physical Verification Engineer
Phoenix, AZ · On-site
$135K/yr
... layout design rules and extraction issue resolution * Resolve complex verification challenges ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
Physical Design Engineer
$135K - $139K/yr
... layout verification, electrical rule checking, and structural design checking. * Analyze results ... and or internship experiences. Minimum Qualifications: * Bachelor's degree in Electrical ...
Physical Design Engineer
$135K - $139K/yr
... layout verification, electrical rule checking, and structural design checking. * Analyze results ... and or internship experiences. Minimum Qualifications: * Bachelor's degree in Electrical ...
2027 US Electrical Engineering Internship
Scottsdale, AZ · On-site
$35/hr
Contribute to PCB design implementations and inspections using Allegro layout tools. * Engage in ... Ability to apply classroom knowledge to real-world problems through labs, internships, or projects.
2027 US Electrical Engineering Internship
Scottsdale, AZ · On-site
$35/hr
Contribute to PCB design implementations and inspections using Allegro layout tools. * Engage in ... Ability to apply classroom knowledge to real-world problems through labs, internships, or projects.
Lead all aspects of package layout based on I/O, SI-PI and form factor requirements, including ... every stage - from internship to retirement and through life's most important moments. Our ...
Lead all aspects of package layout based on I/O, SI-PI and form factor requirements, including ... every stage - from internship to retirement and through life's most important moments. Our ...
... internships and apply these to analog, digital or power designs. The ideal candidate must be ... Design Analog and high-speed digital circuits, including schematic capture and PCB layout ...
... internships and apply these to analog, digital or power designs. The ideal candidate must be ... Design Analog and high-speed digital circuits, including schematic capture and PCB layout ...
Associate Electrical Engineer / Electronic Design Engineer.
Phoenix, AZ · On-site
$75K - $105K/yr
... internships and apply these to analog, digital or power designs. The ideal candidate must be ... Design Analog and high-speed digital circuits, including schematic capture and PCB layout ...
Associate Electrical Engineer / Electronic Design Engineer.
Phoenix, AZ · On-site
$75K - $105K/yr
... internships and apply these to analog, digital or power designs. The ideal candidate must be ... Design Analog and high-speed digital circuits, including schematic capture and PCB layout ...
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Survey Technician/CAD
Phoenix, AZ · On-site
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Survey Technician/CAD
Phoenix, AZ · On-site
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Survey Technician/CAD
Phoenix, AZ · On-site
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Quick apply
Survey Technician/CAD
Phoenix, AZ · On-site
Layout structures, pipelines, large and small diameter mechanical piping, site grade, cut/fill ... Maintain a clean and organized field book. * Work efficiently with little to no supervision. * Work ...
Physical Design Engineer
Phoenix, AZ · On-site
$91K - $149K/yr
Verify and sign off designs using formal equivalence verification, layout verification, electrical ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...
Physical Design Engineer
Phoenix, AZ · On-site
$91K - $149K/yr
Verify and sign off designs using formal equivalence verification, layout verification, electrical ... internship experiences. Minimum Qualifications: Bachelor's degree in Electrical Engineering ...
Drive scribe line layout design and process monitoring structure development to support advanced ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
Drive scribe line layout design and process monitoring structure development to support advanced ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ... Preferred Qualifications - Experience leading facility expansion or layout design projects ...
... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ... Preferred Qualifications - Experience leading facility expansion or layout design projects ...
... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ... Preferred Qualifications - Experience leading facility expansion or layout design projects ...
... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ... Preferred Qualifications - Experience leading facility expansion or layout design projects ...
Senior Civil Engineer - Federal Projects
Phoenix, AZ · On-site
$90K - $135K/yr
... interns, helping them develop technical skills, design intuition, and professional growth ... Site Layout, Grading, Utility, and Storm Water Management Plan design and/or other discipline ...
Senior Civil Engineer - Federal Projects
Phoenix, AZ · On-site
$90K - $135K/yr
... interns, helping them develop technical skills, design intuition, and professional growth ... Site Layout, Grading, Utility, and Storm Water Management Plan design and/or other discipline ...
Senior Civil Engineer - Federal Projects
Phoenix, AZ · On-site
$90K - $135K/yr
... interns, helping them develop technical skills, design intuition, and professional growth ... Site Layout, Grading, Utility, and Storm Water Management Plan design and/or other discipline ...
Quick apply
Senior Civil Engineer - Federal Projects
Phoenix, AZ · On-site
$90K - $135K/yr
... interns, helping them develop technical skills, design intuition, and professional growth ... Site Layout, Grading, Utility, and Storm Water Management Plan design and/or other discipline ...
... internships or freelance work may count). * Proficiency in Adobe Creative Suite (Illustrator ... Strong understanding of design principles including layout, color, and typography. * Attention to ...
New
... internships or freelance work may count). * Proficiency in Adobe Creative Suite (Illustrator ... Strong understanding of design principles including layout, color, and typography. * Attention to ...
New
Mid-Level Mechanical Designer - Kiewit Power Engineering
Phoenix, AZ · On-site +1
$75K - $102K/yr
... layout, and design/model in 3D for power plant systems which could include: steam cycle systems ... Train and advise interns or new graduates. * Require little to no supervision required to apply ...
Mid-Level Mechanical Designer - Kiewit Power Engineering
Phoenix, AZ · On-site +1
$75K - $102K/yr
... layout, and design/model in 3D for power plant systems which could include: steam cycle systems ... Train and advise interns or new graduates. * Require little to no supervision required to apply ...
Internship Book Layout Design information
What is the difference between Internship Book Layout Design vs Book Layout Designer?
| Aspect | Internship Book Layout Design | Book Layout Designer |
|---|---|---|
| Credentials | Typically students or entry-level with basic design skills | Professional certification or experience in book design |
| Work Environment | Internship setting, often in publishing or design firms | Full-time or freelance in publishing, media, or printing industries |
| Employer Usage | Used for training and skill development | Used for professional book production and publishing projects |
Internship Book Layout Design focuses on training and developing skills in book layout within an internship setting, often for students or beginners. Book Layout Designer is a professional role involving creating and refining book layouts for published works. While both roles involve layout skills, internships are entry-level and educational, whereas book layout designers are experienced professionals producing final, publish-ready designs.
What are the key skills and qualifications needed to thrive as an Internship Book Layout Designer, and why are they important?
What can I expect from the collaboration process with editors and authors during a Book Layout Design internship?
What is an Internship in Book Layout Design?
- Fashion Internships Summer 2026
- Freelance Internship 3D Modeling
- Internship Casino Software Engineer
- Internship Art Curator
- Women Owned Business Internship
- Internship Assistant Horse Trainer
- Internship Automation Engineer
- Trainee Software Engineer Internship
- Book Publishing Internship Art
- Temporary Nutrition Internship Summer
Intel rating
8.7
Based on 147 frontline employees who took The Breakroom Quiz
19th of 156 rated electronics manufacturers
Job description
The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.
The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.
You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:
- Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
- Memory bit-cell and complex periphery IC layout and automation.
- Memory array/IP design, memory circuit innovation, test-chip design.
- Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.
You must possess the minimum qualifications listed below to interview for this position. Preferred qualifications are not required but may work to your advantage during the interview process.
Minimum Qualifications:
Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.
Technical Experience:
- Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM.
- Design trade-offs between power, performance, and area (PPA).
- Custom digital circuit design, simulation, layout design, and verification.
- Knowledge of EDA tools used for custom digital and memory circuit design.
Preferred Qualifications:
- PhD with 1-2 years of professional experience gained through either internships or full-time employment.
- Design technology co-optimization (DTCO).
- Post-Si validation experience.
- Knowledge of the CMOS ASIC design flow.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968