1

Ic Layout Mask Designer Jobs in Arizona (NOW HIRING)

Analog Design Engineer

Chandler, AZ · On-site

$198K/yr

You will participate in the full IC development lifecycle, from concept and architecture through ... layout, test, and systems engineering to ensure robust, manufacturable designs. * Support product ...

Staff RFIC Design Engineer

Chandler, AZ · On-site +1

$144K - $187K/yr

Work with Marketing, internal and external module designers to define the switch/LNA/RF IC. * Extensive experience designing with HFSS, Cadence and ADS * The conceptualization, design, layout ...

... designs. Essential Functions/Responsibilities: * Design, simulation, and layout of Analog/RF ... Learn IC design methodology flow * Analysis of power consumption, component stress and worst case ...

Experience integrating performance, power, and area optimization into circuit designs. Experience in analog IC design. Mixed-signal design. Knowledge of layout considerations for analog circuits.

Showing results 41-60

Ic Layout Mask Designer information

See Arizona salary details

$9

$38

$94

How much do ic layout mask designer jobs pay per hour?

As of Aug 23, 2026, the average hourly pay for ic layout mask designer in Arizona is $38.49, according to ZipRecruiter salary data. Most workers in this role earn between $16.35 and $54.42 per hour, depending on experience, location, and employer.

What does an IC Layout Mask Designer do?

An IC Layout Mask Designer creates the physical design of integrated circuits (ICs) by translating circuit schematics into precise geometric patterns. These patterns are used to fabricate semiconductor chips via photolithography. The role involves ensuring circuit performance, optimizing layouts for electrical and manufacturability requirements, and working closely with design and fabrication teams. Proficiency in EDA tools, design rules, and CMOS technology is essential.

What are the key skills and qualifications needed to thrive as an IC Layout Mask Designer?

To thrive as an IC Layout Mask Designer, you need a solid background in semiconductor physics, electronic circuit design, and proficiency with CAD tools such as Cadence Virtuoso or Mentor Graphics. Experience with industry-standard IC layout design and verification tools, as well as knowledge of relevant process design rules, is highly valued. Strong attention to detail, problem-solving capabilities, and the ability to collaborate across multidisciplinary teams are key soft skills for this role. These competencies are essential to ensure accuracy, manufacturability, and performance in complex integrated circuit designs.

What are some common challenges faced by IC Layout Mask Designers in their daily work?

IC Layout Mask Designers often face challenges such as managing complex design constraints, optimizing layouts for manufacturability, and ensuring strict adherence to foundry design rules. Balancing performance, area, and power requirements while coordinating closely with circuit and verification engineers can add to the complexity. Staying updated with evolving semiconductor processes and continually learning new layout techniques are also important aspects of the role. Despite these challenges, many designers find the work rewarding due to the impact their contributions have on innovative electronics products.

What are the most commonly searched types of Ic Layout Mask Designer jobs in Arizona?

The most popular types of Ic Layout Mask Designer jobs in Arizona are:

What are popular job titles related to Ic Layout Mask Designer jobs in Arizona?

For Ic Layout Mask Designer jobs in Arizona, the most frequently searched job titles are:

What job categories do people searching Ic Layout Mask Designer jobs in Arizona look for?

The top searched job categories for Ic Layout Mask Designer jobs in Arizona are:

What cities in Arizona are hiring for Ic Layout Mask Designer jobs?

Cities in Arizona with the most Ic Layout Mask Designer job openings:

Infographic showing various Ic Layout Mask Designer job openings in Arizona as of August 2026, with employment types broken down into 81% Full Time, 13% Part Time, 2% Temporary, 2% Contract, and 2% Nights. Highlights an 93% Physical, 3% Hybrid, and 4% Remote job distribution, with an average salary of $80,055 per year, or $38.5 per hour.

Analog Design Engineer

Cirrus Logic

Chandler, AZ • On-site

$198K/yr

Full-time

Re-posted 10 days ago


Job description

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn't do it without our extraordinary workforce - and that's where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
We are seeking a highly motivated Analog Design Engineer to join a collaborative hardware design team developing high performance analog and mixed signal integrated circuits for advanced consumer and embedded applications. In this role, you will contribute to the design of next generation ICs spanning data converters, power management, amplifiers, and common analog infrastructure implemented in advanced CMOS processes.
You will participate in the full IC development lifecycle, from concept and architecture through silicon validation and production, while working closely with cross functional teams to deliver robust, manufacturable solutions that integrate easily into customer systems.
Responsibilities:
  • Design and develop analog and mixed-signal IC blocks from concept through production, including data converters, power management, amplifiers, and supporting circuitry in advanced CMOS processes.
  • Define architectures, perform transistor-level design, and create behavioral and system models using tools such as Matlab, Verilog-A, SystemVerilog, and Simulink.
  • Simulate and verify circuit and chip-level performance using Spectre and mixed-signal methodologies (analog-on-top, digital-on-top).
  • Lead or support layout implementation, post-layout simulation, and performance optimization, ensuring DRC/LVS closure.
  • Perform silicon bring-up, lab validation, debug, and post-silicon characterization using standard lab instrumentation.
  • Collaborate with cross-functional teams including digital, layout, test, and systems engineering to ensure robust, manufacturable designs.
  • Support product validation, characterization, and production test development through debug, analysis, and silicon learning.
  • Contribute to design reviews, technical documentation, and reusable analog infrastructure or platforms.

Required Knowledge, Skills, and Experience:
  • Degree in Electrical Engineering, Computer Engineering, or related field:
    • Bachelor's with 2+ years of relevant IC design experience.
    • Master's with 0+ years of relevant IC design experience.
  • Strong foundation in CMOS analog and mixed-signal IC design.
  • Deep understanding of the analog design flow: architecture, design, integration, verification, and silicon validation.
  • Proficiency with analog modeling and simulation tools (e.g., Matlab, Spectre, Verilog-A, SystemVerilog).
  • Solid understanding of device physics, noise analysis, stability, and control theory.
  • Hands-on lab experience with silicon debug and validation.
  • Strong analytical, problem-solving, and communication skills.
  • Organized, detail-oriented, and comfortable working in a fast-paced, collaborative environment.

Preferred Knowledge, Skills, and Experience:
  • Experience with:
    • Power conversion architectures (inductive and/or capacitive)
    • Delta-sigma ADCs/DACs and discrete-time or continuous-time signal processing
    • Switched-capacitor circuits, PLLs, LNAs, and audio-oriented analog blocks
    • System and behavioral modeling
  • Familiarity with reliability topics (ESD, latch-up, long-term device stress).
  • Experience across multiple CMOS process nodes and geometry scales.
  • Ability to plan, lead, and review analog subsystem designs.

#LI-Hybrid
#LI-TM1
#HOTT
Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.
Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.