1

Fpga Reverse Engineer Jobs in San Tan Valley, AZ

FPGA Engineer

Phoenix, AZ · On-site

$129.10K - $165.80K/yr

... tools, reverse engineering, cocotb, pyuvm Full Time Travel required to 10%. Must be able to apply for and maintain a U.S. Government Security Clearance FPGA Engineer The EndoSec FPGA Engineer is ...

FPGA Engineer

Phoenix, AZ

$128.90K - $165.60K/yr

... tools, reverse engineering, cocotb, pyuvm Full Time Travel required to 10%. Must be able to apply for and maintain a U.S. Government Security Clearance FPGA Engineer The EndoSec FPGA Engineer is ...

Fpga Reverse Engineer information

See San Tan Valley, AZ salary details

$80K

$132.9K

$190.2K

How much do fpga reverse engineer jobs pay per year?

As of May 28, 2026, the average yearly pay for fpga reverse engineer in San Tan Valley, AZ is $132,909.00, according to ZipRecruiter salary data. Most workers in this role earn between $86,800.00 and $173,600.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an FPGA Reverse Engineer, and why are they important?

To thrive as an FPGA Reverse Engineer, you need a solid background in digital logic design, hardware description languages (such as VHDL or Verilog), and a degree in electrical engineering or a related field. Familiarity with FPGA development tools (like Xilinx Vivado or Intel Quartus), logic analyzers, and decompilation or reverse engineering software is essential. Exceptional analytical thinking, attention to detail, and problem-solving skills help you unravel complex designs and communicate findings clearly. These competencies are crucial for accurately understanding, replicating, or securing FPGA-based systems in critical hardware environments.

What are the common challenges faced by FPGA Reverse Engineers when analyzing proprietary bitstreams or undocumented hardware designs?

FPGA Reverse Engineers often encounter challenges such as limited documentation, proprietary or obfuscated bitstream formats, and complex hardware abstraction layers. Disassembling and interpreting bitstreams without clear reference material requires a strong understanding of digital logic, FPGA architecture, and embedded systems. Collaboration with other hardware engineers and leveraging specialized reverse engineering tools are essential for overcoming these obstacles and ensuring accurate analysis.

What does an FPGA Reverse Engineer do?

An FPGA Reverse Engineer specializes in analyzing, understanding, and reconstructing the functionality of FPGA (Field-Programmable Gate Array) designs, often without access to original documentation or source code. Their work involves extracting bitstreams, interpreting logic functions, and sometimes recovering or modifying firmware for security analysis, legacy system support, or hardware research. This role requires a strong background in digital design, hardware description languages (HDLs), and embedded systems.

What is the difference between Fpga Reverse Engineer vs FPGA Design Engineer?

AspectFpga Reverse EngineerFPGA Design Engineer
Required SkillsHardware analysis, reverse engineering, FPGA protocolsFPGA development, HDL coding, digital design
Work EnvironmentSecurity, defense, embedded systemsConsumer electronics, telecommunications, aerospace
CertificationsOften none specific, but security clearances may be neededFPGA/ASIC design certifications, e.g., Xilinx or Intel certifications

While both roles involve working with FPGA technology, Fpga Reverse Engineers focus on analyzing and understanding existing FPGA designs, often for security or troubleshooting purposes. FPGA Design Engineers create new FPGA hardware solutions from scratch, emphasizing development and implementation. Both roles require strong FPGA knowledge but differ in their primary objectives and work environments.

What job categories do people searching Fpga Reverse Engineer jobs in San Tan Valley, AZ look for? The top searched job categories for Fpga Reverse Engineer jobs in San Tan Valley, AZ are:
What cities near San Tan Valley, AZ are hiring for Fpga Reverse Engineer jobs? Cities near San Tan Valley, AZ with the most Fpga Reverse Engineer job openings:
Infographic showing various Fpga Reverse Engineer job openings in San Tan Valley, AZ as of May 2026, with employment types broken down into 94% Full Time, and 6% Contract. Highlights an 80% In-person, 6% Hybrid, and 14% Remote job distribution, with an average salary of $132,909 per year, or $63.9 per hour.
FPGA Engineer

FPGA Engineer

EndoSec LLC

Phoenix, AZ • On-site

$129.10K - $165.80K/yr

Full-time

Posted 19 days ago


Job description

EOE Statement
We are an equal employment opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability status, protected veteran status or any other characteristic protected by law.
Description
Apply Now
RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System Integration, Hardware Security, Xilinx, Simulation, IP core, Versal, Stratix, concept to deployment, Vivado, GHDL, Questa, Quartus Prime, Zynq, Agilex, AXI, ACE, Avalon, FPGA verification tools, reverse engineering, cocotb, pyuvm
Full Time
Travel required to 10%.
Must be able to apply for and maintain a U.S. Government Security Clearance
FPGA Engineer
The EndoSec FPGA Engineer is responsible for the design, development, testing, and maintenance of IP cores and FPGA-based systems used in hardware security applications.
Key Responsibilities
FPGA Design and Development: Design and develop IP cores and FPGA configurations implementing the latest in leakage-resilient hardware cryptography algorithms using state-of-the-art FPGA hardware.
Modeling and Simulation: Use simulation tools and verification frameworks to ensure mathematically-correct logic before hardware deployment.
Hardware/Software Design: Work closely with other engineers to integrate FPGA designs with application software and embedded systems. Implement embedded software-based testing solutions where applicable to validate FPGA designs.
Performance Optimization: Optimize FPGA designs for timing, resource utilization, and throughput. Identify and resolve system bottlenecks.
Testing and Validation: Create comprehensive test and verification plans for FPGA components, conduct unit and integration testing, and validate hardware performance against requirements in a remote environment.
System Integration: Ensure seamless integration between internally-developed and third-party IP cores, FPGA designs, and embedded systems. Collaborate with other engineers to develop and maintain system-level architecture.
Troubleshooting and Debugging: Utilize debugging tools and techniques to diagnose and resolve issues within FPGA designs and hardware platforms.
Documentation: Prepare detailed documentation, including design specifications, testing protocols, and user guides, to support system development and maintenance.
Continuous Learning: Actively stay up-to-date with the latest advancements in FPGA technology and hardware security to continually refine and enhance system capabilities.
Position Requirements
Position Requirements
- Ability to obtain and maintain a US government security clearance
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field
- Experience developing FPGA projects and IP cores from concept to deployment, including design, simulation, testing, optimization, release, and maintenance
- Proficiency with FPGA design tools (Vivado, Quartus Prime), hardware description languages (VHDL, Verilog), hardware simulation software (GHDL, Questa)
- Experience working with programmable SoCs and development platforms from Xilinx or Intel (Versal, Zynq, Agilex, Stratix) and implementing communication between software and hardware
- Strong programming skills in scripting languages (Python, Tcl) and C/C++ for hardware/software integration
- Experience implementing standard IP core interfaces (AXI, ACE, Avalon)
- Strong analytical and problem-solving skills, with the ability to manage complex hardware design issues effectively
- Hands-on experience with hardware testing, instrumentation, and debugging tools (ILA, VIO)
- Strong documentation skills and the ability to convey complex information clearly and effectively
- Collaborative mind-set and excellent communication skills to work effectively with cross-functional teams
Preferred Qualifications
- Advanced degree (M.S. or Ph.D.) in Electrical Engineering, Computer Engineering, or a related field
- Knowledge of cryptographic algorithms and experience implementation mathematical algorithms in hardware
- Experience in hardware security, tamper detection, and anti-reverse engineering techniques
- Experience with hardware acceleration techniques for computationally intensive tasks
- Familiarity with Python-based FPGA verification tools (cocotb, pyuvm)
Full-Time/Part-Time
Full-Time
This position is currently accepting applications.

EndoSec logo

About EndoSec

Sourced by ZipRecruiter

Industry

Guided missile and space vehicle manufacturing

Company size

11 - 50 Employees

Headquarters location

Washington, DC, US

Year founded

2013