RET Layout/Mask Engineer
Dallas, TX · On-site
As a Resolution Enhancement Techniques (RET) Layout Engineer, you will architect new TI products ... Mask design. Preferred qualifications: * Hands-on experience in design or PDK development with ...
Dallas, TX · On-site
As a Resolution Enhancement Techniques (RET) Layout Engineer, you will architect new TI products ... Mask design. Preferred qualifications: * Hands-on experience in design or PDK development with ...
Dallas, TX · On-site
As a Resolution Enhancement Techniques (RET) Layout Engineer, you will architect new TI products ... Mask design. Preferred qualifications: * Hands-on experience in design or PDK development with ...
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required Qualifications: * 2+ years ...
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required Qualifications: * 2+ years ...
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
Austin, TX · On-site
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
Austin, TX · On-site
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
$43.07 - $76.64/hr
Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.
Boise, ID · On-site
Our layout engineering team drives the physical design foundations behind Micron's industry-leading memory technologies. We work closely across global design, CAD, and verification groups, solving ...
Boise, ID · On-site
Our layout engineering team drives the physical design foundations behind Micron's industry-leading memory technologies. We work closely across global design, CAD, and verification groups, solving ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
Boise, ID · On-site
Our layout engineering team drives the physical design foundations behind Micron's industryleading memory technologies. We work closely across global design, CAD, and verification groups, solving ...
Boise, ID · On-site
Our layout engineering team drives the physical design foundations behind Micron's industryleading memory technologies. We work closely across global design, CAD, and verification groups, solving ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
Fremont, CA · On-site
$83K - $139K/yr
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required Qualifications: * 2+ years ...
Fremont, CA · On-site
$83K - $139K/yr
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required Qualifications: * 2+ years ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
$118K - $207K/yr
As an RFIC Layout Engineer, you will address intriguing daily layout challenges, collaborate with skilled RFIC design and layout teams, and continuously improve products to surpass previous ...
Boise, ID · On-site
We're looking for a Layout Engineer who will play a key role in building high-quality physical designs for our DRAM technologies. As an IP layout engineer, you will work with a dedicated and ...
Boise, ID · On-site
We're looking for a Layout Engineer who will play a key role in building high-quality physical designs for our DRAM technologies. As an IP layout engineer, you will work with a dedicated and ...
We're looking for a Layout Engineer who will play a key role in building highquality physical designs for our DRAM technologies. As an IP layout engineer, you will work with a dedicated and ...
We're looking for a Layout Engineer who will play a key role in building highquality physical designs for our DRAM technologies. As an IP layout engineer, you will work with a dedicated and ...
San Jose, CA · On-site
$120K - $167K/yr
Layout Engineer Coordinate design changes and design fitting issues, and other technical data to ensure customer's design can fit TSMC's production flow and procedures. Specific tasks will include ...
San Jose, CA · On-site
$120K - $167K/yr
Layout Engineer Coordinate design changes and design fitting issues, and other technical data to ensure customer's design can fit TSMC's production flow and procedures. Specific tasks will include ...
San Jose, CA · On-site
$120K - $160K/yr
Layout Engineer Coordinate the design changes, design fitting issues, and other technical data to ensure customers' designs can fit TSMC's production flow and procedures. Specific tasks include but ...
San Jose, CA · On-site
$120K - $160K/yr
Layout Engineer Coordinate the design changes, design fitting issues, and other technical data to ensure customers' designs can fit TSMC's production flow and procedures. Specific tasks include but ...
San Jose, CA · On-site
$120K - $160K/yr
Layout Engineer Coordinate the design changes, design fitting issues, and other technical data to ensure customers' designs can fit TSMC's production flow and procedures. Specific tasks include but ...
San Jose, CA · On-site
$120K - $160K/yr
Layout Engineer Coordinate the design changes, design fitting issues, and other technical data to ensure customers' designs can fit TSMC's production flow and procedures. Specific tasks include but ...
Sunnyvale, CA · On-site
$179K - $332K/yr
We need motivated engineers and scientists to spearhead developing new products. A range of ... PIC mask layout design expertise with 10 or more layers * Extensive characterization of ...
Sunnyvale, CA · On-site
$179K - $332K/yr
We need motivated engineers and scientists to spearhead developing new products. A range of ... PIC mask layout design expertise with 10 or more layers * Extensive characterization of ...
Boise, ID · On-site
May telecommute part-time. Employer will accept a Bachelor's degree in Electrical Engineering ... Layout principles for analog and digital blocks, including symmetry, matching, shielding, and ...
Boise, ID · On-site
May telecommute part-time. Employer will accept a Bachelor's degree in Electrical Engineering ... Layout principles for analog and digital blocks, including symmetry, matching, shielding, and ...
Midvale, UT · On-site +1
$120K - $160K/yr
The Layout (FIRE) Extraction Engineer is an organized and highly motivated team player with strong ... mask fabrication and design rules (DRC) o Software/Tool Proficiency · Experience with OPC/Mask ...
Midvale, UT · On-site +1
$120K - $160K/yr
The Layout (FIRE) Extraction Engineer is an organized and highly motivated team player with strong ... mask fabrication and design rules (DRC) o Software/Tool Proficiency · Experience with OPC/Mask ...
$40.5K - $49.8K
5% of jobs
$49.8K - $59K
10% of jobs
$64.9K is the 25th percentile. Wages below this are outliers.
$59K - $68.3K
16% of jobs
$68.3K - $77.6K
18% of jobs
The median wage is $78.4K / yr.
$77.6K - $86.9K
12% of jobs
$86.9K - $96.1K
11% of jobs
$99.7K is the 75th percentile. Wages above this are outliers.
$96.1K - $105.4K
10% of jobs
$105.4K - $114.7K
7% of jobs
$114.7K - $124K
5% of jobs
$124K - $133.2K
3% of jobs
$133.2K - $142.5K
3% of jobs
$40.5K
$86.4K
$142.5K
8.1
Based on 86 frontline employees who took The Breakroom Quiz
41st of 142 rated electronics manufacturers
Change the world. Love your job.
Texas Instruments is in an exciting era of growth and innovation, and our Advanced Technology Development (ATD) organization is at the center of it - developing the 28nm process technologies that will define TI's next generation of analog and embedded processing capabilities. As part of ATD, you won't just support production - you'll create the technology that makes it possible. Our engineers are working at the leading edge of computational lithography, Resolution Enhancement Techniques, and advanced process integration, solving the fundamental patterning and process challenges that determine whether a 28nm technology can be manufactured at scale and at yield. The work done in ATD directly enables fabs that will manufacture tens of millions of analog and embedded processing chips every day - supporting customer demand for decades to come. We're committed to responsible, sustainable semiconductor manufacturing and to building a diverse, technically excellent team that drives meaningful impact across the industry. In this role, you'll work at the intersection of fundamental research and high-volume manufacturing, turning process innovations into production-ready technologies that power electronics everywhere.
As a Resolution Enhancement Techniques (RET) Layout Engineer, you will architect new TI products and make our customers' visions a reality. You will define, design, model, implement, and document analog, digital, and RF integrated circuits (ICs).
Responsibilities will include, but are not limited to:
Minimum qualifications:
Preferred qualifications:
Get the full story on Breakroom
Sourced by ZipRecruiter
As a global semiconductor company, we design, manufacture, test and sell analog and embedded processing chips to nearly 100,000 customers. Our products enable electronics everywhere and in things you experience every day - from health care, smart homes and connected cars to drones, smart phones and more. Our passion to create a better and more sustainable world by making electronics more affordable through semiconductors drives us to make our technology smaller, more efficient, more reliable and more affordable.
Semiconductor and electronic component manufacturing
10,000+ Employees
Dallas, TX, US
1930