ZipRecruiter

Log In

2

Entry Level Asic Design Engineer Jobs in Boise, ID

Sunbelt Controls

Controls Design Engineer II

Boise, ID · On-site

Performs as a lead Design Engineer in the production of controls systems design drawings, sequence ... Participates in the ongoing development program with other entry level engineers. EDUCATION AND ...

CTI

Audio Visual Design Engineer

Nampa, ID · On-site

$75K - $98K/yr

Does experience count? - Audio Visual Engineering Experience: 3 years minimum with designing AV signal flows and AV design diagrams, as this is not an entry-level position, and we need a talented ...

CTI

Audio Visual Design Engineer

Nampa, ID · On-site

$75K - $100K/yr

Does experience count? - Audio Visual Engineering Experience: 3 years minimum with designing AV signal flows and AV design diagrams, as this is not an entry-level position, and we need a talented ...

Cti

Audio Visual Design Engineer

Nampa, ID · On-site

$75K - $98K/yr

Audio Visual Engineering Experience: 3 years minimum with designing AV signal flows and AV design diagrams, as this is not an entry-level position, and we need a talented integration engineer who can ...

Ulteig

Substation Design Electrical Engineer

Boise, ID · On-site +1

$91K - $112K/yr

The Substation Design Engineer develops and reviews utility substation drawings, including General Arrangements, Elevations, Cable and Conduit Plans, Grounding Plans, AC/DC Schematics, panel ...

Ardurra

Entry-Level Aviation Engineer

Boise, ID

Adurra is seeking an Entry-Level Aviation Engineer to join our Aviation Group in Boise Idaho Market ... Assists in design components of various projects, design tasks and preparation of drawings

Micron Technology

SMTS Product Architect

Boise, ID · On-site

$177K - $387K/yr

... engineering experience * Familiarity with LPDDR and/or DRAM module architectures * Understanding of memory hierarchy, controllers, PHY, and custom SoC/ASIC design * Experience with TSV, stacked ...

Micron

SMTS Product Architect

Boise, ID

$177K - $387K/yr

... engineering experience * Familiarity with LPDDR and/or DRAM module architectures * Understanding of memory hierarchy, controllers, PHY, and custom SoC/ASIC design * Experience with TSV, stacked ...

next page

Showing results 1-20

All JobsAsic Design Engineer JobsEntry Level Asic Design Engineer JobsEntry Level Asic Design Engineer Jobs in Boise, ID

Entry Level Asic Design Engineer information

See Boise, ID salary details

$89.5K

$143K

$192.3K

How much do entry level asic design engineer jobs pay per year?

As of Sep 12, 2026, the average yearly pay for entry level asic design engineer in Boise, ID is $142,953.00, according to ZipRecruiter salary data. Most workers in this role earn between $125,200.00 and $171,300.00 per year, depending on experience, location, and employer.

What is an entry level ASIC design engineer?

An Entry Level ASIC Design Engineer is responsible for assisting in the design, development, and testing of Application-Specific Integrated Circuits (ASICs). They work with senior engineers to define specifications, write hardware descriptions using languages like Verilog or VHDL, and perform simulations to validate designs. They may also collaborate with verification teams, support synthesis and timing analysis, and help troubleshoot design issues. This role requires a strong foundation in digital logic design, semiconductor fundamentals, and hardware design methodologies.

What are the typical daily responsibilities for an entry level ASIC design engineer?

As an Entry Level ASIC Design Engineer, your daily tasks often include writing and debugging code in hardware description languages, running simulations to verify functionality, and collaborating with senior engineers to implement and optimize chip designs. You may also assist with testbench development, participate in design reviews, and document your progress for project tracking. Expect to work closely with a multidisciplinary team—including verification, layout, and software engineers—to ensure the final product meets performance and reliability standards. This collaborative, fast-paced environment provides valuable hands-on experience and growth opportunities for engineers early in their careers.

What are the key skills and qualifications needed to thrive in the entry level ASIC design engineer position, and why are they important?

To thrive as an Entry Level ASIC Design Engineer, you need a solid understanding of digital logic design, hardware description languages (such as Verilog or VHDL), and a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools like Synopsys or Cadence and experience with simulation and verification environments are commonly expected. Strong problem-solving skills, effective communication, and the ability to work collaboratively make candidates stand out. These competencies enable precise design, successful project collaboration, and adaptation to the fast-paced, detail-oriented nature of ASIC development.

What are popular job titles related to Entry Level Asic Design Engineer jobs in Boise, ID?

For Entry Level Asic Design Engineer jobs in Boise, ID, the most frequently searched job titles are:

What job categories do people searching Entry Level Asic Design Engineer jobs in Boise, ID look for?

The top searched job categories for Entry Level Asic Design Engineer jobs in Boise, ID are:

Entry Level Asic Design Engineer jobs near you
Infographic showing various Entry Level Asic Design Engineer job openings in Boise, ID as of August 2026, with employment types broken down into 88% Full Time, 9% Part Time, and 3% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $142,950 per year, or $68.7 per hour.

Design Verification Intern, MS - Summer 2027

Boise, ID • On-site

Marvell
Manufacturing • 10K+ employees
Learn more about Marvellexternal

Temporary, Internship

Medical, Dental, Vision, Retirement

Posted 7 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell's Design Verification teams span across multiple domains, giving you the opportunity to work on technologies that power next-generation cloud, AI, storage, and networking solutions. Some teams focus on pre-silicon emulation and verification for ODSP-related chips. Other teams focus on ASIC Design, where they testbench with UVM methodology and test specific SOC designs at block/cluster/full chip levels. Other teams focus on powering the full range of network connectivity from the optics of the AI GPU boards to top of the rack optical fibers and active copper cables of the data centers and their fabrics. Across all groups, you'll collaborate with your direct team and cross-functional partners (across software, physical design, digital design, and more) to deliver robust, scalable solutions that enable Marvell's leadership in data infrastructure.

What You Can Expect

  • Dive deep into the architecture of ourcutting-edgeprocessors and learn exactly how they function
  • Use industry-standard tools to createpowerful simulation environments that mimic real-world conditions
  • Developsmart, automated tests that push our designs to their limits,creatively trying to "break" the chip to find& troubleshoothidden flaws&failed simulations
  • Analyze test coverage results & metrics
  • Collaboratewith chip architects and designers to solve complex problems and contribute toa teambuilding real products

What We're Looking For

  • Currently enrolled in aMaster's DegreeinElectrical Engineering, Computer Engineering,or a related field with an expected graduation datebetweenFall 2027 - Summer 2028
  • Completed courses focusing oncomputer architecture,logic, processor, memory system,Verilog, VLSI,VHDL,UVM,analog, integrated circuit design, digital logic design, SoC/ASIC design, verification principles, signals,systemand signal processing
  • Proficiencyin programming & scripting languages like Python, C, C++, Perl, Java
  • Experienceusingtoolslike Synopsys, Cadence, or Mentor to run simulations and write&debug a testbench
  • Hands-on experience with RTL integration and bring-up system
  • Experience with debugging complex hardware/software interactions
  • Strong analysis, problem solving, and communication skills

Expected Base Pay Range (USD)

35 - 70, $ per hour.

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Apply