Apply physics-of-failure principles and deep knowledge of semiconductor failure modes (electromigration, thermal fatigue, delamination, EOS/ESD, solder joint fatigue, etc.) to determine root causes
Apply physics-of-failure principles and deep knowledge of semiconductor failure modes (electromigration, thermal fatigue, delamination, EOS/ESD, solder joint fatigue, etc.) to determine root causes
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
RFIC Layout Engineer
$29.58 - $55.90/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
RFIC Layout Engineer
$29.58 - $55.90/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
RFIC Layout Engineer
San Francisco, CA · On-site
Solid understanding of RC delay, electromigration, and coupling.Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD, WPE.High level proficiency in interpretation ...
RFIC Layout Engineer
San Francisco, CA · On-site
Solid understanding of RC delay, electromigration, and coupling.Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD, WPE.High level proficiency in interpretation ...
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sunnyvale, CA · On-site
$170K - $230K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sunnyvale, CA · On-site
$170K - $230K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
RFIC Layout Engineer
San Francisco, CA · On-site
Solid understanding of RC delay, electromigration, and coupling.Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD and WPE.High level proficiency in ...
RFIC Layout Engineer
San Francisco, CA · On-site
Solid understanding of RC delay, electromigration, and coupling.Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD and WPE.High level proficiency in ...
Physical Design Engineer
Irvine, CA · On-site
$146K - $150K/yr
... drop and electromigration - Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation - Work very closely with logic designers, who are ...
Physical Design Engineer
Irvine, CA · On-site
$146K - $150K/yr
... drop and electromigration - Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation - Work very closely with logic designers, who are ...
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
RFIC Layout Engineer
Waltham, MA · On-site
$172K - $305K/yr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Minimum Qualifications * BS and 10+ years of relevant industry experience.
RFIC Layout Engineer
Waltham, MA · On-site
$172K - $305K/yr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Minimum Qualifications * BS and 10+ years of relevant industry experience.
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
We will apply your hands-on experience in electromigration (EM), static error band (SEB), failure in time (FIT), self-heating effect (SHE), and thermal analysis to develop, define, and refine the ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Preferred Qualifications Knowledgeable in layout techniques for device ...
Standard Cell Library Engineer
Folsom, CA · On-site
$122K - $232K/yr
The candidate must possess an understanding of electromigration and thermal effects on transistors and interconnect. * Strong written and verbal communication skills are required with the ability to ...
Standard Cell Library Engineer
Folsom, CA · On-site
$122K - $232K/yr
The candidate must possess an understanding of electromigration and thermal effects on transistors and interconnect. * Strong written and verbal communication skills are required with the ability to ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
RFIC Layout Engineer
$42.23 - $75.14/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
CPU Core Physical Design Engineer
Boxborough, MA · Hybrid
$39 - $44.50/hr
Analyze and address power, electrical, and reliability considerations (e.g., IR drop, electromigration, coupling/noise) as needed. * Collaborate with cross-functional partners to bring designs from ...
CPU Core Physical Design Engineer
Boxborough, MA · Hybrid
$39 - $44.50/hr
Analyze and address power, electrical, and reliability considerations (e.g., IR drop, electromigration, coupling/noise) as needed. * Collaborate with cross-functional partners to bring designs from ...
RFIC Layout Engineer
$29.58 - $55.90/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
RFIC Layout Engineer
$29.58 - $55.90/hr
Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling. Diagnose sophisticated verification (DRC/LVS) and PDK issues using ...
Physical Design Engineer II (Silicon Engineering)
$155K - $185K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
Physical Design Engineer II (Silicon Engineering)
$155K - $185K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
Standard Cell Library Engineer
Santa Clara, CA · On-site
$122K - $232K/yr
The candidate must possess an understanding of electromigration and thermal effects on transistors and interconnect. * Strong written and verbal communication skills are required with the ability to ...
Standard Cell Library Engineer
Santa Clara, CA · On-site
$122K - $232K/yr
The candidate must possess an understanding of electromigration and thermal effects on transistors and interconnect. * Strong written and verbal communication skills are required with the ability to ...
Physical Design Engineer II (Silicon Engineering)
Austin, TX · On-site
$134K - $138K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
Physical Design Engineer II (Silicon Engineering)
Austin, TX · On-site
$134K - $138K/yr
Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop BASIC QUALIFICATIONS: * Bachelor ...
Electromigration information
What are the typical challenges faced by engineers working on electromigration reliability in semiconductor design?
What are the key skills and qualifications needed to thrive as an Electromigration Engineer, and why are they important?
What is the difference between Electromigration vs Semiconductor Process Engineer?
| Aspect | Electromigration | Semiconductor Process Engineer |
|---|---|---|
| Required credentials | Physics or Electrical Engineering degree, specialized knowledge in materials science | Electrical Engineering, Materials Science, or Chemical Engineering degree |
| Work environment | Cleanroom, R&D labs, semiconductor fabrication facilities | Manufacturing plants, cleanrooms, R&D labs |
| Industry usage | Electronics, semiconductor manufacturing | Semiconductor industry, electronics manufacturing |
| Common search intent | Understanding failure mechanisms in microelectronics | Process optimization and manufacturing quality |
Electromigration involves studying how metal atoms move within microelectronic circuits under electrical current, leading to device failure. Semiconductor Process Engineers focus on developing and optimizing manufacturing processes for semiconductor devices. While both roles operate in the semiconductor industry and require technical knowledge, Electromigration is more research-focused on material failure, whereas Semiconductor Process Engineers work on production processes.
What is electromigration and why is it important in electronics?

Other
Posted 26 days ago
SpaceX rating
8.7
Based on 143 frontline employees who took The Breakroom Quiz
13th of 59 rated aerospace companies
Job description
FAILURE ANALYSIS ENGINEER, MICROELECTRONICS (STARLINK)
Starlink is SpaceX's ambitious goal to bring high-quality internet to the globe by building a constellation of thousands of satellites in low Earth orbit (LEO) using our Falcon 9 and Starship reusable rockets. We are developing millions of devices for end users to link our customers to our satellites.
As a Failure Analysis Engineer on the Starlink team, you will perform detailed root cause failure analysis on microelectronic components and packaging to support high-volume manufacturing, qualification, and field returns. You will leverage advanced laboratory tools and physics-of-failure techniques to identify failure mechanisms and drive corrective actions that improve the reliability of our satellite constellation and user terminals.
RESPONSIBILITIES:
- Own end-to-end root cause failure analysis investigations on microelectronics failing in manufacturing, test, and field, from initial failure characterization through final corrective action verification
- Conduct advanced electrical fault isolation and characterization using curve trace, TDR, RF characterization, Lock-in Thermography, OBIRCH, EBIRCH, EBAC, nanoprobing, and related techniques to precisely localize defects in complex devices
- Perform advanced physical failure analysis using SEM, FIB, EDS, SAM, cross-sectioning, and related techniques to identify failure mechanisms in silicon, packaging, and interconnects
- Apply physics-of-failure principles and deep knowledge of semiconductor failure modes (electromigration, thermal fatigue, delamination, EOS/ESD, solder joint fatigue, etc.) to determine root causes
- Drive corrective actions by working directly with silicon design, packaging, and manufacturing teams to implement and validate design or process changes based on FA findings
- Author detailed technical reports documenting failure modes, root cause conclusions, supporting data, and corrective action effectiveness
- Develop and improve failure analysis techniques and workflows to support new packaging technologies and advanced materials
BASIC QUALIFICATIONS:
- Bachelor's degree in materials science, electrical engineering, physics, chemical engineering, or other STEM discipline
- 2+ years of hands-on experience in microelectronics failure analysis or materials characterization (internship experience is applicable)
PREFERRED SKILLS AND EXPERIENCE:
- Master's or PhD in materials science, electrical engineering, physics, chemical engineering, or other STEM discipline with a focus on microelectronics or failure analysis
- Direct experience with failure analysis tools and techniques (SEM, FIB, EDS, cross-sectioning, fault isolation, or equivalent)
- Strong understanding of semiconductor physics and common microelectronics failure mechanisms (electromigration, thermal fatigue, delamination, solder joint fatigue, electrical overstress/ESD, etc.)
- Proficiency with advanced FA tools including SEM, FIB, SAM, and EDS
- Hands-on experience in electrical characterization and fault isolation techniques such as IV curves, RF/VNA measurement, LIT, OBIRCH, EBIRCH, EBAC, nanoprobing, photon emission, or voltage contrast
- Experience applying JEDEC and AEC reliability test standards and physics-of-failure methodologies to root cause investigations
- Experience analyzing complex datasets with Python, JMP, or similar tools
- Excellent problem-solving, communication, and technical writing skills
ADDITIONAL REQUIREMENTS:
- Ability to work overtime and weekends as needed
- Ability to work in a cleanroom or ESD-controlled environment when required
About SpaceX
Sourced by ZipRecruiter
Industry
Accounting services
Company size
1,001 - 5,000 Employees
Headquarters location
Hawthorne, CA, US
Year founded
2002