ZipRecruiter

Log In

1

Edge Computing Intern Jobs in California (NOW HIRING)

FutureX.

Software Engineer

San Francisco, CA · Hybrid

$180K - $220K/yr

... product and edge-computing teams to scale systems and ship meaningful features. Key ... Intern (Winter 2026) San Francisco, CA $57.00-$61.00 2 days ago Software Engineer, AI Intern ...

next page

Showing results 1-20

All JobsEdge Computing Intern JobsEdge Computing Intern Jobs in California

Edge Computing Intern information

What are the key skills and qualifications needed to thrive in the Edge Computing Intern position, and why are they important?

To thrive as an Edge Computing Intern, you need a solid understanding of computer science fundamentals, networking concepts, and distributed systems, often backed by coursework in software development or related technical fields. Familiarity with technologies such as Docker, Kubernetes, IoT protocols, and programming languages like Python or C++ is highly valued, as are certifications related to cloud or edge computing. Strong problem-solving skills, effective communication, and the ability to learn quickly in dynamic environments are key soft skills for this internship. These competencies enable interns to contribute meaningfully to innovative projects and adapt to the rapid advancements common in edge computing roles.

What does an Edge Computing Intern do?

An Edge Computing Intern assists in developing, testing, and optimizing edge computing solutions that process data closer to the source rather than relying on centralized cloud systems. They may work on tasks such as deploying edge devices, optimizing real-time data processing, and improving network efficiency. Responsibilities often include writing code, troubleshooting hardware and software issues, and collaborating with teams on innovative edge computing projects. This role provides hands-on experience with distributed computing, IoT, and low-latency data processing technologies.

What types of projects and responsibilities can I expect as an Edge Computing Intern?

As an Edge Computing Intern, you'll typically work on projects involving the development, deployment, and maintenance of distributed applications at the edge of networks, such as optimizing algorithms for real-time processing or integrating sensors with edge devices. Your duties might include coding, testing, troubleshooting, and supporting proof-of-concept solutions alongside experienced engineers. You'll often collaborate with hardware teams, cloud engineers, and data scientists, gaining exposure to cross-disciplinary workflows. These hands-on experiences are excellent opportunities to build practical skills in a high-growth field and can lead to potential full-time roles or advanced internships within the organization.

What are the most commonly searched types of Edge Computing jobs in California? The most popular types of Edge Computing jobs in California are:
What are popular job titles related to Edge Computing Intern jobs in California? For Edge Computing Intern jobs in California, the most frequently searched job titles are:
What job categories do people searching Edge Computing Intern jobs in California look for? The top searched job categories for Edge Computing Intern jobs in California are:
What cities in California are hiring for Edge Computing Intern jobs? Cities in California with the most Edge Computing Intern job openings:
Edge Computing Intern jobs near you
Physical Design Intern

Physical Design Intern

SK hynix memory solutions America Inc.

San Jose, CA • On-site

$35 - $45/hr

Other

Posted 13 days ago

Job description

About the Company:

At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.

We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change - we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.

About the Role: Join our Physical Design team to help deliver next-generation SSD controller chips. As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow from synthesis to tape-out, working on real projects in a fast-paced, innovative environment.

Responsibilities:

  • Execute ASIC physical design implementation flows, including floorplanning, placement, clock tree synthesis (CTS), and routing.
  • Perform static timing analysis (STA) and work to resolve setup and hold timing violations.
  • Run and analyze design rule checks (DRC) and layout versus schematic (LVS) checks to ensure design integrity, as well as IR-Drop analysis.
  • Assist in optimizing power, performance, and area (PPA) metrics using industry-standard EDA tools.
  • Developing entire P&R/physical verification/IR-EM flows.
  • Collaborate with front-end design and verification teams to seamlessly integrate RTL changes and resolve physical design constraints.
  • Help generate and maintain physical design scripts, utilities, and documentation for the team.

Minimum Qualifications:

  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Foundational understanding of VLSI design concepts, CMOS circuit design, and digital logic.
  • Familiarity with the basic stages of the ASIC physical design flow.
  • Academic or project experience with scripting languages such as Python, Perl, or TCL.
  • Strong analytical and problem-solving skills with a high attention to detail.

Preferred Qualifications:

  • Hands-on coursework or project experience with industry-standard EDA tools (e.g., Synopsys ICC2, Cadence Innovus, or similar).
  • Exposure to Static Timing Analysis (STA) concepts and tools (e.g., PrimeTime, Tempus).
  • Basic understanding of design constraints (SDC) and library exchange formats (LEF/DEF).
  • Knowledge of low-power design techniques and power intent formats (UPF/CPF).
  • Familiarity with AI/LLM tools (e.g., GPT, Copilot) and prompt engineering, with the ability to leverage them to automate EDA scripting, analyze design data, or optimize workflows.


COMPENSATION: $35/hr - $45/hr

Apply