Design Verification Engineer
Santa Clara, CA · On-site
$145K/yr
... direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the ... The ideal candidate will possess advanced knowledge of SystemVerilog, UVM, C/C++, and scripting ...