Design Verification Engineer
Chicago, IL · On-site
$140K - $171K/yr
Strong understanding of Digital Logic Design, Computer Architecture, and Verification Methodologies (UVM/OVM). Proficiency in hardware description and verification languages (SystemVerilog, Verilog ...
New
