1

Design Verification Engineer Startup Jobs in Edison, NJ

ASIC Engineer

New York, NY · On-site

$181K/yr

Have 4+ years practical experience in RTL design and verification * Experienced in ASIC design ... Interested in using software engineering techniques to improve the hardware design process, and ...

ASIC Engineer

New York, NY · On-site

$181K/yr

Have 4+ years practical experience in RTL design and verification * Experienced in ASIC design ... Interested in using software engineering techniques to improve the hardware design process, and ...

Building and testing prototypes, performing rigorous validation and verification to ensure designs ... Thrive in a fast-paced, agile startup culture where your ideas are valued. * Growth Opportunities:

Design Engineer

New York, NY · On-site

$175K - $275K/yr

Design Engineer Build the future of investment management with us The infrastructure managing $300 ... To get there, we're assembling the most talent-dense startup in New York. We hire people who are 1) ...

Design Engineer

New York, NY · On-site

$120K - $250K/yr

Design engineering is core to how we build at Profound. Our founder, Dylan Babbs, started his ... Thrive in a startup environment that values speed, iteration, and quality * Enjoy experimenting and ...

Design Engineer

New York, NY · On-site

$140K - $230K/yr

Startup or digital agency experience as a founder, early engineer, or design roles * An understanding of fintech product user experience * Excellent communication skills * High agency and the ability ...

As an SI/PI Design Engineer, you will be an integral part of the Ciena engineering team and lead ... Responsible for package/SIP layout, optimization, design verification and tapeout * Interface and ...

As an SI/PI Design Engineer, you will be an integral part of the Ciena engineering team and lead ... Responsible for package/SIP layout, optimization, design verification and tapeout * Interface and ...

Product Design Engineer

New York, NY · On-site

$155K - $215K/yr

Founding designers, startup builders, solo creators, design engineers, and product-minded technologists are especially encouraged to apply. What You'll Do * Identify opportunities that create ...

What makes a Design Engineer different from a Product Designer? Both roles care deeply about craft ... Startup background or founder experience * Have an engineering background - whether frontend ...

What makes a Design Engineer different from a Product Designer? Both roles care deeply about craft ... Startup background or founder experience * Have an engineering background - whether frontend ...

Showing results 41-60

Design Verification Engineer Startup information

See Edison, NJ salary details

$109.2K

$154.4K

$172.9K

How much do design verification engineer startup jobs pay per year?

As of Aug 9, 2026, the average yearly pay for design verification engineer startup in Edison, NJ is $154,408.00, according to ZipRecruiter salary data. Most workers in this role earn between $140,800.00 and $171,900.00 per year, depending on experience, location, and employer.

What does a design verification engineer do at a startup?

A Design Verification Engineer at a startup is responsible for ensuring that hardware designs, such as integrated circuits or systems-on-chip, function as intended before they are manufactured. This typically involves developing and running simulations, creating testbenches, writing verification plans, and identifying bugs or mismatches in the design. In a startup environment, Design Verification Engineers often work closely with design, software, and product teams, and may need to wear multiple hats due to limited resources. Their work is crucial in reducing costly errors and speeding up the development cycle, helping the company deliver reliable products to market quickly.

What is the difference between Design Verification Engineer Startup vs Design Verification Engineer Large Corporation?

AspectDesign Verification Engineer StartupDesign Verification Engineer Large Corporation
CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; certifications like Certified Verification Engineer are commonSame as startup; often similar certifications and educational background
Work EnvironmentAgile, fast-paced, collaborative teams with flexible processesStructured, process-driven, with formal verification methodologies and documentation
Employer & Industry UsageStartups in semiconductor, electronics, or tech sectors; emphasis on innovationLarge tech, semiconductor, or electronics companies with established verification teams
Search & Comparison IntentUnderstanding role differences in startup vs large company

Both roles require similar technical skills and educational backgrounds. The main differences lie in work environment and processes, with startups being more flexible and fast-paced, while large corporations follow formal verification procedures. Candidates should consider their preferred work style when comparing these roles.

What unique challenges might a design verification engineer face when working at a startup compared to a larger company?

At a startup, Design Verification Engineers often work with smaller teams and less established processes, which means you'll likely take on a broader range of responsibilities—from testbench development to hands-on debugging and even influencing verification methodologies. The fast-paced environment can present challenges such as tighter deadlines, limited resources, and rapidly changing project scopes. However, this setting also allows for closer collaboration with design, software, and product teams, fostering a greater sense of ownership and quicker decision-making. Your contributions are highly visible, and there's significant potential for accelerated career growth as the company scales.

What are the key skills and qualifications needed to thrive as a design verification engineer at a startup?

To thrive as a Design Verification Engineer at a startup, you need a strong background in digital design, verification methodologies, and a relevant degree in electrical engineering or computer science. Familiarity with tools like SystemVerilog, UVM, simulation environments, and version control systems is typically required, along with experience in scripting languages. Strong problem-solving abilities, adaptability, and effective communication are crucial soft skills, especially in fast-paced startup environments. These skills ensure efficient bug detection, robust product development, and successful collaboration within small, agile teams.
What are popular job titles related to Design Verification Engineer Startup jobs in Edison, NJ? For Design Verification Engineer Startup jobs in Edison, NJ, the most frequently searched job titles are:
What cities near Edison, NJ are hiring for Design Verification Engineer Startup jobs? Cities near Edison, NJ with the most Design Verification Engineer Startup job openings:
Infographic showing various Design Verification Engineer Startup job openings in Edison, NJ as of August 2026, with employment types broken down into 80% Full Time, and 20% Contract. Highlights an 96% In-person, and 4% Remote job distribution, with an average salary of $154,408 per year, or $74.2 per hour.

ASIC Engineer

Jane Street

New York, NY • On-site

$181K/yr

Full-time

Re-posted 11 days ago


Job description

About the Position

We are looking to hire an experienced ASIC Engineer to help us design, test and deploy advanced hardware designs. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking and research infrastructure. We are looking for someone who can contribute to all of our projects and be happy to work on both FPGA-based and ASIC-based technologies.

We're big believers in the ability of tools to improve the productivity, reliability and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.

About You
  • Have 4+ years practical experience in RTL design and verification
  • Experienced in ASIC design using either Synopsys or Cadence flows, including at least one of the following:
    • Front-end RTL design and synthesis
    • Back-end physical design
    • Verification (including formal)
  • Interested in using software engineering techniques to improve the hardware design process, and experience programming in some high-level languages (Python, C++, Java, Haskell, etc.)

If you're a recruiting agency and want to partner with us, please reach out to agency-partnerships@janestreet.com.