1

Defect Analysis Engineer Jobs in California (NOW HIRING)

AI Lead Engineer

Cupertino, CA ยท On-site

$126K - $166K/yr

... defect analysis, validation and quality intelligence. * Capability to develop AI-assisted ... Ability to lead technical discussions with QE, engineering, product, and client stakeholders and ...

New

We are seeking a highly skilled and motivated Failure Analysis Engineer to join our world-class ... Proven proficiency in precision IC device sample preparation for targeted defect localization and ...

We are seeking a highly skilled and motivated Failure Analysis Engineer to join our world-class ... Proven proficiency in precision IC device sample preparation for targeted defect localization and ...

Senior Failure Analysis Engineer

Santa Clara, CA ยท On-site

$122K - $168K/yr

We are seeking a highly skilled and motivated Failure Analysis Engineer to join our world-class ... Proven proficiency in precision IC device sample preparation for targeted defect localization and ...

AI Lead Engineer

Cupertino, CA ยท On-site

$110K - $120K/yr

AI Lead Engineer 4 days ago Requisition ID: 1308 Salary Range: $110,000.00 To $120,000.00 Annually ... defect analysis, validation and quality intelligence. * Capability to develop AI-assisted ...

Quality Engineer

Redondo Beach, CA ยท On-site

$48 - $50/hr

Conduct defect analysis utilizing statistical quality and process analytical methods. * Prepare and ... Master's degree in Engineering preferred. * Professional certifications or 10+ years of equivalent ...

New

Sr. SDET (Selenium/Automation)

Tustin, CA ยท On-site

$70K - $120K/yr

Use AI-assisted engineering tools where appropriate to accelerate test creation, framework development, defect analysis, and productivity. API, Integration & Data Validation * Design and implement ...

Showing results 21-40

Defect Analysis Engineer information

What is the difference between Defect Analysis Engineer vs Quality Control Engineer?

AspectDefect Analysis EngineerQuality Control Engineer
Primary FocusIdentifying, analyzing, and troubleshooting product defectsInspecting and testing products to ensure quality standards
Skills & CertificationsRoot cause analysis, problem-solving, technical certificationsInspection techniques, quality management systems, certifications like Six Sigma
Work EnvironmentLaboratories, manufacturing lines, R&D settingsProduction lines, inspection stations, quality labs
Industry UsageManufacturing, electronics, automotiveManufacturing, consumer goods, pharmaceuticals

While both roles focus on product quality, a Defect Analysis Engineer specializes in diagnosing and resolving defect causes, whereas a Quality Control Engineer emphasizes inspecting and testing to prevent defects. Both roles are essential for maintaining high product standards in manufacturing industries.

Infographic showing various Defect Analysis Engineer job openings in California as of August 2026, with employment types broken down into 1% Internship, 81% Full Time, 13% Part Time, 2% Temporary, and 3% Contract. Highlights an 82% Physical, 5% Hybrid, and 13% Remote job distribution.

Product Failure Analysis Engineer

San Jose, CA โ€ข On-site

$149K - $215K/yr

Other

Posted 19 days ago


Key responsibilities

  • Partner with engineering teams to drive electrical verification and fault isolation during product development, yield improvement, and reliability assessments

  • Support debug and fault isolation on customer returns using fault isolation tools and methods

  • Define, execute, and interpret fault isolation procedures to non-destructively identify failures


Job description

Job Details: Job Description:

About Altera

At Alteraโ„ข, our independence as the worldโ€™s largest pureโ€‘play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryโ€‘leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closelyโ€”empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

We are seeking an experienced semiconductor Failure Analysis Engineer responsible for debug and root cause analysis of yield, reliability and customer returns on FPGAโ€™s using advanced foundry process technologies. This role requires partnering with IC and Package design, Foundry Engineering, Product and manufacturing Engineering, and Reliability teams for driving systematic fault isolation and debug. In this role, focus will be on nonโ€‘destructive electrical fault isolation by debugging electrical test responses and circuit/layout analysis. Experience in using fault isolation using Photo Emission/Infrared microscopy (EMMI), Laser Voltage Probing (LVP) and Optical Beam Induced Resistance Change (OBIRCH) and other fault isolation tools is required.

Key Responsibilities
  • Collaborate with Product/Yield/Reliability Engineers to drive electrical verification, and fault isolation during product development, yield improvement and reliability risk assessments
  • Support debug and fault isolation on customer returns
  • Define, execute and interpret fault isolation methods as appropriate to nonโ€‘destructively isolate a failure using commercial testers and fault isolation tools
  • Proficient in independently using Emission microscopes, Laser Voltage Probing and OBIRCH tools
  • Experienced with layout, schematic and design analysis tools
  • Collaborate with physical failure analysis team on defect modes
Qualifications
  • Minimum Qualifications
  • Bachelor's degree in Electrical Eng, Materials Science, Physics, Mechanical Engineering or a related field
  • 8+ years of experience in semiconductor failure analysis
  • 8+ years of experience with Layout & Design tools (Virtuoso, Avalon, SysNav, etc)
  • 8+ years of experience with FA tools such as Laser Voltage Probing (LVP), Photo Emission EMMI, Optical Beam Induced Resistance Change (OBIRCH)
  • 8+ years of experience with DFT and logic fault localization knowledge.
  • 8+ years of experience driving investigations to rootโ€‘cause and to drive yield/reliability improvements.
Preferred Qualifications
  • 10+ years of experience in semiconductor failure analysis
  • Understanding of FPGA architecture
  • Understanding design debug features (DFT)
  • Experience with using Teradyne Ultraflex tester
  • Semiconductor packaging failure analysis.

Job Type: Regular

Shift: Shift 1 (United States of America)

Primary Location: San Jose, California, United States

Additional Locations:

Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. $149,100 - $215,925 USD

  • We also offer incentive opportunities that reward employees based on individual and company performance.

We use artificial intelligence to screen, assess, or select applicants for the position.

Applicants must be eligible for any required U.S. export authorizations.

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

About Altera

Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easyโ€‘toโ€‘use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our endโ€‘toโ€‘end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

#J-18808-Ljbffr