ZipRecruiter

Log In

1

Analog Design Engineering Intern Jobs in California

OMNIVISION

Analog Design Engineer

Santa Clara, CA

Master's degree in Electrical Engineering, Computer Engineering, or a related field with advanced-level courses work in Analog Integrated Circuit, CMOS Circuit Design, RF Circuits and Systems Design ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

$156K - $160K/yr

Master's degree in Electrical Engineering, Computer Engineering, or a related field with advanced-level courses work in Analog Integrated Circuit, CMOS Circuit Design, RF Circuits and Systems Design ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

Master's degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or a ... Industry-standard CAD tools for analog design, such as Cadence Virtuoso for schematic design ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA

$156K - $160K/yr

Job Title: Sr. Analog Design Engineer Job Duties: * Conduct design and development of image sensor ... Requirements: Master's degree or foreign equivalent degree in Electrical Engineering, Computer ...

OMNIVISION

Analog Design Engineer

Irvine, CA · On-site

$125K - $135K/yr

Master's degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or related fields. Require coursework in Analog Integrated Circuit and Power Electronics Design. Require ...

OMNIVISION

Analog Design Engineer

Irvine, CA · On-site

Master's degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or related fields. Require coursework in Analog Integrated Circuit and Power Electronics Design. Require ...

Teledyne

Analog Design Engineer

Goleta, CA

$113K - $151K/yr

IC device test support; provide assistance (as required) to test engineering to perform test ... Analog design for CMOS technology * Experience with imaging systems and electro-optical components

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

Master's degree in Electrical Engineering, Computer Engineering, or a related field with advanced-level courses work in Analog Integrated Circuit, CMOS Circuit Design, RF Circuits and Systems Design ...

Teledyne FLIR LLC

Analog Design Engineer

Goleta, CA · On-site

$113K - $151K/yr

IC device test support; provide assistance (as required) to test engineering to perform test ... Analog design for CMOS technology * Experience with imaging systems and electro-optical components

previous page

Showing results 41-60

All JobsAnalog Design Engineering Intern JobsAnalog Design Engineering Intern Jobs in California

Analog Design Engineering Intern information

What cities in California are hiring for Analog Design Engineering Intern jobs?

Cities in California with the most Analog Design Engineering Intern job openings:

Analog Design Engineer

Santa Clara, CA

OMNIVISION
Software Development • 1 - 5K employees
Learn more about OMNIVISIONexternal

Full-time

Re-posted 18 days ago

Key responsibilities

  • Design and develop analog circuits for CMOS Image Sensors, including schematic design, simulation, and verification.

  • Collaborate with layout engineers to optimize device matching, symmetry, shielding, and routing for noise performance and area efficiency.

  • Perform system-level analog simulation, post-layout verification, and process, voltage, and temperature (PVT) analysis to ensure performance and robustness.

Job description

•    Conduct end-to-end design and development of advanced CMOS Image Sensor (CIS) technologies with a focus on transistor-level design, simulation, and verification of analog circuits using Cadence Virtuoso. 
•    Design analog building blocks such as Analog Static RAM (ASRAM), ensuring support for complex readout formats including Dual Conversion Gain (DCG), Correlated Double Sampling (CDS), Correlated Multiple Sampling (CMS), and 4c2p. 
•    Perform complete schematic design flow, closely collaborate with layout engineers on device matching, symmetry, shielding, and routing for optimal noise performance and area efficiency. 
•    Carry out comprehensive post-layout verification, including Parasitic Extraction (PEX), Design Rule Check (DRC), Layout vs. Schematic (LVS), and Physical Electrical Rule Check (PERC) using Calibre.
•    Conduct system-level analog simulation and CIS signal chain verification to ensure correct signal propagation from pixel through the entire analog front-end to digital input interface.
•    Execute extensive process, voltage and temperature (PVT) and Monte Carlo simulations to evaluate functional robustness, and performance margins. 
•    Perform IR drop analysis and power integrity verification to ensure reliable power delivery and layout feasibility.
•    Utilize Analog FastSPICE (AFS), Empyrean ALPS, and NanoSpice for block-level and full-chain validation under realistic operating scenarios.
•    Develop and maintain automation scripts in Python and Perl to streamline simulation flow, including netlist generation, corner sweeping, batch result parsing, and yield analysis. Build scalable toolchains to support multi-corner, multi-mode simulations and regression testing, enhancing design turnaround and validation coverage.
•    Collaborate with cross-functional teams with digital design, verification, process, and test to define analog-digital interface specifications, establish timing constraints, support readout calibration algorithms, and debug post-silicon performance issues. 
•    Participate in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization.
Requirements:
Master’s degree in Electrical Engineering, Computer Engineering, or a related field with advanced-level courses work in Analog Integrated Circuit, CMOS Circuit Design, RF Circuits and Systems Design, VLSI system design, and VLSI Signal Processing.
Must possess the following skills:
•    Analog circuits using MOS models,
•    Operational amplifier and current mirror design,
•    Noise analysis and feedback system,
•    Evaluation of offset distortion and nonlinearity,
•    Functional verification using ModelSim,
•    Static timing analysis, power and area estimation,
•    Standard-cell based logic and physical synthesis,
•    Hardware scheduling and retiming,
•    Number representation and digital arithmetic,
•    Full analog IC design flow,
•    Post-tapeout chip testing and validation,
•    VLSI circuit and system design using Verilog,
•    Architecture design space exploration,
•    Spectrum Analyzer.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.