SOC ASIC Design Engineer

Technical Responsibilities

  • MUST have SOC integration experience with ARM sub system.
  • Must be familiar with ASIC/FPGA design flow including placement and routing, gate level simulation.
  • Must be familiar with ASIC development, synthesis, timing verification and functional verification
  • Must be familiar with design verification experience; developing test plan, test bench, assertions, functional & code coverage.
  • MUST have excellent interpersonal and communication skills.
  • Prefer to have Chip bring-up and lab experience.

Technical Qualifications

  • Must be proficient in Verilog HDL, Perl script, and C.
  • Knowledge of SOC, ARM processor, AMBA bus, peripherals.
  • Good communication with chip designer/software engineers.
  • Open minded, quick learner, able to solve problems in a complex system.
  • Must be self-motivated and comfortable working independently.

Educational Requirements

  • Bachelor’s degree in Electrical Engineering, Masters degree in Electrical Engineer or PhD preferred

About EE-Recruiters:

Taking your Career to New Heights

We are a Silicon Valley staffing firm with 2 missions:

1. Presenting the next great step to our network of Engineers.

2. Enabling our clients to realize their goals by providing the EE/CS Talent needed to get the job done.

Established in 2005; our reputation is built upon the value we bring to our clients and the enrichment we bring to the lives of our candidates.

Browse integration engineer jobs in Santa Clara, California:

Get jobs like these daily:

See all open Integration Engineer Jobs in Santa Clara, California

Back to Top