Edit Job Search

Engineer, ASIC Design Qualifications: Proficient in digital design - RTL, Verilog, verification, synthesis, timing closure
Good communication. Team player.
MSEE Preferred.
Description: Design Engineer responsible for the design, verification, and evaluation of digital circuits in high-speed data communication ICs. Duties include specification, design, RTL coding, verification, synthesis, timing, chip integration, test pattern development, post silicon debugging. Knowledge of Ethernet physical layer, PCIE, SERDES a plus but not required. SOC integration experience a plus.

About EE-Recruiters:

Taking your Career to New Heights

We are a Silicon Valley staffing firm with 2 missions:

1. Presenting the next great step to our network of Electrical Engineers.

2. Enabling our clients to realize their goals by providing the EE Talent needed to get the job done.

Established in 2005; our reputation is built upon the value we bring to our clients and the enrichment we bring to the lives of our candidates.

Browse design jobs in Santa Clara, California:

Get jobs like these daily:

  • Interior Design / Job Captain

    AP+I Design - Mountain View, CA

    Posted 19 days ago on ZipRecruiter - ZipApply

  • Principal Applications Engineer: Design IP

    Cadence Design Systems, Inc. - San Jose, CA

    Posted 8 days ago on iHire

  • Senior Analog Design Engineer

    Synapse Design - Santa Clara, CA

    Posted 25 days ago on Glassdoor

See all open SOC Design - Ethernet Jobs in Santa Clara, California

Back to Top