Edit Job Search
Sorry, this job was closed 2 years ago. See all open design jobs in Santa Clara, California

Join the leader in Innovation!

We are looking for Senior Engineers to expand our front end team


-Responsible for the architecture specification and RTL design of processor chips and for technical leadership.
-Expertise in ARM SOC's

Education & Qualifications:

-A minimum of BSEE plus 7 years of experience in SoC design, performance modeling, and RTL design is required.
-Knowledge of ASIC design, chip verification and test, and system software is required.
-Experience in Verilog behavioral and RTL coding.
-Experience in simulation testbenches, bfm development, and design verification
-Experience in logic synthesis and timing analysis.
-System Verilog and VHDL
-Experience with scripting languages such as perl, tcl, etc.
-Experience with buses/protocols/standards such as PCIe, USB and MIPI
-Good analytical problem solving skills & the ability to work independently on challenging projects are required to excel in this position

arm, soc, logic, rtl, ASIC,

About EE-Recruiters:

Taking your Career to New Heights

We are a Silicon Valley staffing firm with 2 missions:

1. Presenting the next great step to our network of Electrical Engineers.

2. Enabling our clients to realize their goals by providing the EE Talent needed to get the job done.

Established in 2005; our reputation is built upon the value we bring to our clients and the enrichment we bring to the lives of our candidates.

Browse design jobs in Santa Clara, California:

Get jobs like these daily:


    Design Electric - Pleasanton, CA

    Posted 18 days ago on ZipRecruiter - ZipApply

  • Senior Principal Design Verification Engineer

    Cadence Designs - San Jose, CA

    Posted 15 days ago on Glassdoor

  • Senior Principal Design Verification Engineer

    Cadence Design Systems, Inc. - San Jose, CA

    Posted 19 days ago on Beyond

See all open design jobs in Santa Clara, California

Back to Top